ARM926EJ-S ARM926EJ-S Jazelle-enhanced macrocell
The ARM926EJ-STM fully synthesizable processor features a Jazelle technology enhanced 32-bit RISC CPU, flexible size instruction and data caches, tightly coupled memory (TCM) interfaces, memory management unit (MMU). It also provides separate instruction and data AMBA AHBTM interfaces particularly suitable for Multi-layer AHB based systems. The ARM926EJ-S processor implements the ARMv5TEJ instruction set and includes an enhanced 16 x 32-bit multiplier, capable of single cycle MAC operations. The ARMv5TEJ instruction set includes 16-bit fixed point DSP instructions to enhance performance of many signal processing algorithms and applications as well as supporting Thumb and Java bytecode execution.
A hardened implementation of the ARM926EJ is now available from the ARM Processor Foundry Program and the DesignStart Program
View larger image
* Next generation smart phones, communicators & PDA's * 3G baseband and applications processor * Platform OS based devices * Digital still camera * Audio and video decoding * Automotive infotainment
* 32/16-bit RISC architecture (ARMv5TEJ) * 32-bit ARM instruction set for maximum performance and flexibility * 16-bit Thumb instruction set for increased code density * DSP instruction extensions and single cycle MAC * ARM Jazelle technology * MMU which supports operating systems including Symbian OS, Windows CE, Linux * Flexible instruction and data cache sizes * Instruction and data TCM interfaces with wait state support * EmbeddedICE-RT logic for real-time debug * Industry standard AMBA bus AHB interfaces * ETM interface for Real-time trace capability with ETM9 * Optional MOVE Coprocessor delivers video encoding performance
* Runs all major OSs and existing middleware * Single chip MCU, DSP and Java solution * Support for leading Java run-times * High-efficiency Java bytecode execution * Ultra-low Java power consumption * Java JIT compiler performance without the disadvantages * Jazelle support code has no increase in VM size * Simple single-processor software structure, no need for software partitioning across MCUs * Single development toolkit for reduced development costs and shorter development cycle time * Multiple sourcing from industry-leading silicon vendors * Code-compatible upward migration path through to the latest Cortex family of processors * Process portable synthesizable design * Excellent debug support for SoC designers * Instruction set can be extended by the use of coprocessors * ARM-EDA Reference Methodology deliverables significantly reduce the time to generate a specific technology implementation of the core and to generate industry standard views and models.