Difference between revisions of "NaviEngine"

From eLinux.org
Jump to: navigation, search
(Create NaviEngine page)
 
m (Fix typos)
Line 1: Line 1:
 
[[Category:Development Boards]]
 
[[Category:Development Boards]]
[http://www.necel.com/micro/en/ NEC's] [http://www.nec.co.jp/techrep/en/journal/g07/n04/070409.html NaviEngine 1] is an SoC product based on [http://www.arm.com/ ARM's] [http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html ARM11MPCore]. It's for car navigation systems that adopts the SMP (Symmetrical Multicore Processor). The chip delivers high-speed parallel processing performance of up to 1920MIPS at 400 MHz. In addition, NaviEngine1 has 2D and 3D graphics using the POWERVR SGX 535 graphics core by Imagination Technologies. Volume production is scheduled to begin in March 2009.
+
[http://www.necel.com/micro/en/ NEC's] [http://www.nec.co.jp/techrep/en/journal/g07/n04/070409.html NaviEngine 1] is a SoC product based on [http://www.arm.com/ ARM's] [http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html ARM11MPCore]. It's for car navigation systems that adopts the SMP (Symmetrical Multicore Processor). The chip delivers high-speed parallel processing performance of up to 1920MIPS at 400 MHz. In addition, NaviEngine1 has 2D and 3D graphics using the POWERVR SGX 535 graphics core by Imagination Technologies. Volume production is scheduled to begin in March 2009.
  
 
=Hardware=
 
=Hardware=
Line 44: Line 44:
 
See OpenSolaris release note section [http://www.opensolaris.org/os/project/osarm/200805/relnotes/ 1.2 Architecture] for details and OpenSolaris installation section [http://www.opensolaris.org/os/project/osarm/200805/installation/ 6.1 Setup QEMU].
 
See OpenSolaris release note section [http://www.opensolaris.org/os/project/osarm/200805/relnotes/ 1.2 Architecture] for details and OpenSolaris installation section [http://www.opensolaris.org/os/project/osarm/200805/installation/ 6.1 Setup QEMU].
  
==Resources==
+
=Resources=
  
 
* [http://www.nec.co.jp/techrep/en/journal/g07/n04/070409.pdf NaviEngine 1, System LSI for SMP-Based Car Navigation Systems]
 
* [http://www.nec.co.jp/techrep/en/journal/g07/n04/070409.pdf NaviEngine 1, System LSI for SMP-Based Car Navigation Systems]

Revision as of 13:49, 16 August 2009

NEC's NaviEngine 1 is a SoC product based on ARM's ARM11MPCore. It's for car navigation systems that adopts the SMP (Symmetrical Multicore Processor). The chip delivers high-speed parallel processing performance of up to 1920MIPS at 400 MHz. In addition, NaviEngine1 has 2D and 3D graphics using the POWERVR SGX 535 graphics core by Imagination Technologies. Volume production is scheduled to begin in March 2009.

Hardware

Chip

A block diagram shows the internals of NaviEngine1 chip.

Eval board

An evaluation board (board in the middle with the fan) is available:

  • NEC uPD35001 System-on-chip (ARM11 MPCore x4)
  • DDR2 SDRAM (256MB)
  • NOR Flash memory (64MB)
  • NAND Flash memory (256MB)
  • Three on-chip UARTs
  • LAN9118 Ethernet adapter
  • On-chip LCD controller
  • USBH2.0, ATA6, PCI, CSI, SPDIF, I2S, etc

Software

Operating systems

The following operating systems are running on NaviEngine:

Demo running eT-Kernel on one CPU and WinCE on the three other ARM11 cores. Demonstrates graphic performance, too.

QEMU

QEMU emulation for NaviEngine is part of 2008.05 OpenSolaris. It emulates

  • DDR2 SDRAM (256MB)
  • NOR Flash memory (64MB)
  • Three on-chip UARTs

See OpenSolaris release note section 1.2 Architecture for details and OpenSolaris installation section 6.1 Setup QEMU.

Resources