Difference between revisions of "Parallella Hardware"

From eLinux.org
Jump to: navigation, search
m
m
(2 intermediate revisions by the same user not shown)
Line 1: Line 1:
[[Category: Parallella]]
+
[[Category:Parallella]]
 +
[[Category:Linux]]
 +
[[Category:Development Boards]]
  
 
==Introduction==
 
==Introduction==
[[File:Unpopulated_Parallella_Beta_PCB.jpg|thumb|right|The unpopulated Parallella bèta board]]
+
[[File:BetaPopulated700x512.jpg|thumb|right|A Parallella beta board]]
The Parallella board was inspired by hardware communities such as Raspberry Pi, BeagleBoard and Arduino, and aim to democratise access to parallel computing by providing an affordable open high-performance computing (HPC) platform.
+
  
The platform is being built on the following principles:
+
The key features of the Parallella board are: a Xilinz Zynq SoC which provides a Dual ARM® Cortex™-A9 processor plus programmable logic, 16 or 64-core Epiphany floating-point accelerator (32/100 GFLOPS), high bandwidth expansion via daughter cards, and interfaces that include Gigabit Ethernet, HDMI and MicroSD.
 
+
* Open Access: all architecture and SDK documents openly published on the Web — no NDAs or special access required.
+
* Open Source: software platform based on free and open source software (F/OSS) development tools and libraries. Board design files provided under an open source hardware license once the Parallella computer ships.
+
* Affordable: the goal is to bring the hardware cost to below $100, making it an affordable platform for all.
+
 
+
===Key features===
+
 
+
The key features of the board are: a Xilinz Zynq SoC which provides a Dual ARM® Cortex™-A9 processor plus programmable logic, 16 or 64-core Epiphany floating-point accelerator (32/100 GFLOPS) and high bandwidth expansion via daughter cards.
+
  
 
===Kickstarter===
 
===Kickstarter===
Line 21: Line 14:
 
Thanks to generous support from Xilinx the Kickstarter boards will be upgraded to use a Zynq-7020 SoC instead of a Zynq-7010.
 
Thanks to generous support from Xilinx the Kickstarter boards will be upgraded to use a Zynq-7020 SoC instead of a Zynq-7010.
  
===Availability===
+
===General availability===
  
Work is being done to put distribution in place but a date for post-Kickstarter orders has not been confirmed as yet. In the meantime interest can be registered using a form on the project website.
+
Work is being done to put distribution in place, however, a date for post-Kickstarter orders has not been confirmed yet and in the meantime interest can be registered using a form on the [http://www.parallella.org project website].
  
==Prototypes==
+
==Revisions==
 
[[File:ZedBoard E64G4 Wired-1024x717.jpg|thumb|right|A 66-Core Parallella Prototype]]
 
[[File:ZedBoard E64G4 Wired-1024x717.jpg|thumb|right|A 66-Core Parallella Prototype]]
 +
 +
===Prototypes===
 
The first Parallella prototypes shipped in late December 2012 and comprise of a [http://www.zedboard.org/ ZedBoard] plus a 16 or 64-core Epiphany FMC.  
 
The first Parallella prototypes shipped in late December 2012 and comprise of a [http://www.zedboard.org/ ZedBoard] plus a 16 or 64-core Epiphany FMC.  
  
 
From a software perspective the prototypes are virtually identical to the final form factor boards.
 
From a software perspective the prototypes are virtually identical to the final form factor boards.
  
 +
===Beta boards===
  
 
+
The [http://www.parallella.org/2013/04/16/hello-world-my-name-is-parallella/ first 10 Parallella beta boards] came back from assembly on 11th April 2013 and were unveiled four days later at the Linux Foundation Collaboration Summit.
 
+
 
+
  
 
==Specifications==
 
==Specifications==
Line 100: Line 94:
 
|}
 
|}
  
For further details see the [http://www.parallella.org/wp-content/uploads/2013/02/parallella_reference_4.13.2.13.pdf Parallella Reference Manual].
+
==Documentation==
 +
 
 +
Comprehensive documentation is being made available without the need for any special access or NDAs.
 +
 
 +
===Parallella===
 +
 
 +
* Preliminary [http://www.parallella.org/wp-content/uploads/2013/02/parallella_reference_4.13.2.13.pdf Parallella Reference Manual] (PDF)
 +
* [http://www.adapteva.com/white-papers/parallella-platform-reference-design/ Parallella Platform Reference Design] (ARM-Epiphany interface)
 +
 
 +
Note that the Platform Reference Design includes [https://github.com/Adapteva/parallella-platform HDL sources] that are provided under the GPL.
 +
 
 +
The Parallella board schematic and PCB layout will be published under a Creative Commons license once the release 1.0 hardware ships.
 +
 
 +
===Epiphany===
 +
 
 +
* [http://www.adapteva.com/support/docs/e3-reference-manual/ Epiphany Architecture Reference Manual]
 +
* Epiphany-III 16-core 65nm Microprocessor (E16G301) [http://www.adapteva.com/products/silicon-devices/e16g301/  datasheet]
 +
* Epiphany-IV 64-core 28nm Microprocessor (E64G401) [http://www.adapteva.com/products/silicon-devices/e64g401/ datasheet]

Revision as of 15:50, 20 May 2013


Introduction

A Parallella beta board

The key features of the Parallella board are: a Xilinz Zynq SoC which provides a Dual ARM® Cortex™-A9 processor plus programmable logic, 16 or 64-core Epiphany floating-point accelerator (32/100 GFLOPS), high bandwidth expansion via daughter cards, and interfaces that include Gigabit Ethernet, HDMI and MicroSD.

Kickstarter

The initial run of Parallella computers is being funded via a Kickstarter campaign, which on 27th October 2012 had succeeded in raising $898,921 via 4,965 backers, and with those pledging $99 or more receiving at least one board.

Thanks to generous support from Xilinx the Kickstarter boards will be upgraded to use a Zynq-7020 SoC instead of a Zynq-7010.

General availability

Work is being done to put distribution in place, however, a date for post-Kickstarter orders has not been confirmed yet and in the meantime interest can be registered using a form on the project website.

Revisions

A 66-Core Parallella Prototype

Prototypes

The first Parallella prototypes shipped in late December 2012 and comprise of a ZedBoard plus a 16 or 64-core Epiphany FMC.

From a software perspective the prototypes are virtually identical to the final form factor boards.

Beta boards

The first 10 Parallella beta boards came back from assembly on 11th April 2013 and were unveiled four days later at the Linux Foundation Collaboration Summit.

Specifications

Please note that these are preliminary specifications and subject to change.

18-core 66-core
Target price: US$99 US$TBC
System-on-a-chip (SoC): Zynq 7010/7020
CPU: 800 MHz Dual ARM® Cortex™-A9 MPCore™ with CoreSight™
Many-core accelerator: Epiphany-III 16-core 65nm Microprocessor with 32 GFLOPS peak performance (E16G301) Epiphany-IV 64-core 28nm Microprocessor with 100 GFLOPS peak performance (E64G401)
Memory (SDRAM) 1024 MiB DDR3L
USB 2.0 ports: 1x USB 2.0 | 1x USB 2.0 OTG
Video outputs: Micro HDMI
Audio outputs: Single bit SPDIF on the PEC_POWER connector
Audio inputs: none, but a USB mic or sound-card could be added
Onboard Storage: 32Mb QSPI Flash Memory | MicroSD
Onboard Network: 10/100/1000 wired Ethernet RJ45
PEC_POWER expansion: 1V, 1.35V, 1.8V, 3.3V & 5V power supplies. I2C, UART, SPDIF, JTAG
PEC_FPGA expansion: includes 48 bidirectional signals that can be configured within the Zynq device to support a number of different signal standards. When configured as LVDS signals, each differential signal pair provides a maximum bandwidth of 950Mbps. In aggregate, the PEC_FPGA connections can provide 22Gbps of total I/O bandwidth.
PEC_NORTH/PEC_SOUTH expansion: 3.2GB/s total I/O bandwidth via 2.5V LVDS 2.8GB/s total I/O bandwidth via 1.8V subLVDS
Real-time clock: None
Power source: 5 V (DC) at 1A
Size: 3.4" x 2.15"

Documentation

Comprehensive documentation is being made available without the need for any special access or NDAs.

Parallella

Note that the Platform Reference Design includes HDL sources that are provided under the GPL.

The Parallella board schematic and PCB layout will be published under a Creative Commons license once the release 1.0 hardware ships.

Epiphany