User:Y0rK

I'm currently a junior computer science student in Zhejiang University, China. My past experience is in Verilog HDL Programming and Computer Organizations and Architectures. The projects I've done includes implementing an interruption-enabled pipelined MIPS CPU. I was awarded the highest HPL award and first prize in 2016 Asian Student Supercomputing Contest.