Pollux

Summary
POLLUX is the 3rd generation chip adopting MagicEyes' VRender Technology. Its high performance and low power consumption architecture realize a big differentiation in developing richer-end user applications such as 2D/3D Car Navigation System, dual display POS System, High resolution & various visual effective Display System and convergence Handheld products such as Multimedia Toy, MP4 Player, low-end PMP, and etc.

POLLUX, with its 533MHz ARM926EJ and 3D graphics engine, enables to implement high-end application such as navigation device improving from 2D graphics to 3D in progress.

POLLUX 3D graphics engine can be used not only rendering 3D contents such as 3D map but also various color LCD terminal application's needs on splendid user interface and variety of display function through its various visual effects.

POLLUX is a SoC including ARM926EJ 32bit CPU, 3D Graphics Accelerator, NTSC/PAL Encoder with video DAC and various interfaces like USB 2.0, 4ch UART, 2ch SD/MMC, I2C.

The embedded 3D Graphics engine enables high performance 3D graphics and display functions without sacrificing host CPU power to reserve most CPU power to other application software.

POLLUX provides the powerful display unit enabling simultaneous multilayer display on digital convergence system:
 * Displays 3 layers simultanously such as background, Cursor, 3D graphics
 * Enables PIP function by hardwired NTSC PAL encoder with Video DAC
 * Supports two difference display(1 digital & 1 analog) simultaneously

Pollux gives designers flexibility in developing system with enough CPU horse power, powerful 3D performance, multi-layering display togather with lots of I/O interfaces to realize competitiveness portable/handheld/embedded products.

,br>
 * [[media:Pollux-brochure.pdf| Pollux Brochure ]]
 * [[media:pollux-datasheet.pdf|Pollux VF3520F Datasheet]]

Core

 * 90 nm Process
 * 288pin FBGA
 * 15mm x 15mm
 * 0.65mm pitch
 * High performance 32bit CPU Core
 * ARM926EJ- 533MHz
 * I Cache / D Cache:16KB/16KB
 * Jazelle Java Hardware Accelerator

Memory

 * DDR SDRAM Controller
 * 133MHz DDR SDRAM memory x 16bit
 * Single DDR memory bank
 * Up to 128MB
 * Peak Memory Bandwidth : 533MByte/sec

Storage

 * Static Bus controller
 * 16 bit data bus
 * Supports 8 bit NAND flash and 8/16 bit SRAM
 * Supports SLC/ MLC NAND
 * Boot form NAND flash or NOR flash
 * IDE interface with PIO mode

Display Subsystem

 * Supports screen size up to 1280 * 1024@60Hz
 * Supports Flat Panel I/F: Color TFT at 16, 18, 24 bit//Pixel, STN-LCD
 * Display Layers
 * RGB Layer : 2 Layer, 8/16/24bpp Format
 * YUV Layer : YUV4:2:0, 2D/Linear Format, Scale Up/Down
 * Effects : Color Key, Priority, Alpha Blending(16 Levels)
 * Color Control : Brightness, Contrast, Hue, Saturation
 * Output Format
 * CCIR 601/656, RGB, M-RGB(Multiplexed RGB)
 * Supports NTSC/PAL Encoder with Analog DAC
 * CVBS Output
 * Independent Dual Display Output
 * Advanced 3D Graphics
 * 3D Performance : 133M Texel/sec, 1.33M Polygon/sec
 * 3D Texture Mapping, Lighting, Shading, Fogging
 * Z-Buffer, Alpha Blending
 * Open GL ES 1.1 support

Integrated peripherals

 * USB Host/ Device(2.0), I2C, 4Ch UART, SSP/SPI
 * 2Ch SD/MMC, NAND
 * I2S
 * ADC
 * PWM

Power Management

 * Individual block dynamic power controlller
 * Supports various power down mode
 * Idle
 * Stop

Operating Temperature

 * 0℃ ~ 70℃

Operating System

 * Microsoft Windows CE 5.0/6.0
 * Linux