
# What's going on with SPI?

ELC, May 2014



### **Overview**

- Hardware overview
- Framework overview
- Recent enhancements
- Future plans



### What is SPI?

Simple bidirectional serial bus with four signals:

- Master Out Slave In (MOSI)
- Master In Slave Out (MISO)
- Clock
- Chip select

Little endian byte ordering for words



### What is SPI?

### Comparable with I2C:

- Four wires instead of two
- Typically 1-2 orders of magnitude faster
- Full duplex
- Very simple implementation

#### **Applications**

- Flash
- Mixed signal ICs
- DSPs



### **Controller hardware**

- No support at all, using GPIOs
  - Very slow and inefficient
  - Commonly used for chip select
- PIO based FIFOs
  - Less slow
  - Requires CPU access every word
- DMA based FIFOs
  - Less work for CPU
  - Higher setup overhead
  - Faster for large blocks of data
- Dual and quad mode
  - Extra data lines, mainly used with flash (v3.12)
- Specialised flash controllers



### **Controller hardware**

- No support at all, using GPIOs
  - Very slow and inefficient
  - Commonly used for chip select
- PIO based FIFOs
  - Less slow
  - Requires CPU access every word
- DMA based FIFOs
  - Less work for CPU
  - Higher setup overhead
  - Faster for large blocks of data
- Dual and quad mode
  - Extra data lines, mainly used with flash (v3.12)
- Specialised flash controllers



### **Basic software stack**

### Originally contributed by David Brownell

- Merged in 2.6.16 (released March 2006)
- Largely unchanged until recently

#### Standard device model bus:

- Controllers and devices
- Device registration via machine driver/firmware



### **Device interface**

### Simple message based interface for devices

- List of transfers, for scatter/gather and mixed read/write
- Some settings can change per transfer/message
- Optionally asynchronous



### **Device interface**

```
struct spi transfer {
   const void*tx buf;
  void *rx buf;
  unsigned len;
};
void spi message init(struct spi message *m);
void spi message add tail(struct spi transfer *t,
                          struct spi message *m);
int spi async(struct spi device *spi, struct
              spi message *message);
int spi sync(struct spi device *spi,
             struct spi message *message);
```



### **Basic driver interface**

#### Very basic:

Executes in atomic context!



# "Bitbang" driver framework

### Not just for bitbanging:

- Factors out logic to do with transfer list
- Can even support DMA



# What's missing?

- No code reuse outside of bitbang
- Lots of wheels of varying shapes
- Good ideas need to be copied



# Standard parameter checking and handling

Many ways of specifying/validation same information

- Selecting a transfer speed
- Bits per word settings
- Overriding these per transfer
- Validating buffer sizes



### Message queue

- Factors out code
- Standard synchronisation with suspend
- Standard runtime PM implementation
- Standard support for managing priority of pump

Contributed by Linus Walleij, merged in v3.4 (May 2012)



# Standard message parsing

### Moves more logic from spi\_bitbang into core:

#### Merged in v3.13



# Standard DMA mapping

### Most drivers only handled some cases:

- Buffers need to be mapped before DMA
- Buffers may not be physically contiguous
- vmalloc()ed addresses need different mapping

#### Drivers provide a callback to check for DMA:

If true passed sg\_lists instead of buffers



### **Dual and quad modes**

- Extra data lines for higher speed
- Capability set when registering device
- Enabled per-transfer by device drivers

Contributed by Wang Yuhang, merged in v3.12



### What's next?



# **Standard GPIO chip select**

- Handling controller chip select
- Standard way to set in DT



# Latency - spi\_sync()

Device driver

SPI thread

Hardware/IRQ

Queue transfer

Wait...

Schedule

Start transfer

Wait...

Start transfer

Wait...

Wake SPI

Schedule

Wake driver

Schedule

Return



# Latency - spi\_async()

Device driver

SPI thread

Hardware/IRQ

Queue transfer

Wait...

Schedule

Start transfer

Wait...

Start transfer

Wait...

Wake SPI

Schedule

Wake driver

Schedule

Return

Start transfer

Start transfer



### Latency - complete in IRQ

Device driver

SPI thread

Hardware/IRQ

Queue transfer

Wait...

Schedule

Start transfer

Wait...

Start transfer

Wait...

Wake driver

Schedule

Return

Schedule



### **Latency - start immediately**

Device driver

SPI thread

Hardware/IRQ

Queue transfer

Wait...

Start transfer

Wait...

Wake SPI

Wake driver

Start transfer

Schedule

Return



### Latency

- Do DMA mapping while prior transfer runs
- Coalesce transfers and use hardware scatter/gather



### **Pre-validated messages**

- Messages validated once and used several times
- Saves iterating and checking
- Allows drivers to keep buffers DMA mapped
- Mainly for very high bandwidth applications

Work being done by Martin Sperl



### Fully DMA driven queues

- Use DMA transfers to set chip select and parameters
- Requires dmaengine and gpiolib enhancements
- Extremely low CPU overhead, runs from interrupt

Work being done by Martin Sperl



### **Summary**

- Simple bus, not so simple software
- Much more active development recently
  - New hardware
  - More demanding performance requirements





More about Linaro: <a href="http://www.linaro.org/about/">http://www.linaro.org/about/</a>

More about Linaro engineering: <a href="http://www.linaro.org/engineering/">http://www.linaro.org/engineering/</a>

How to join: <a href="http://www.linaro.org/about/how-to-join">http://www.linaro.org/about/how-to-join</a>

Linaro members: <a href="https://www.linaro.org/members">www.linaro.org/members</a>