



Linux on RISC-V

with Open Hardware

Drew Fustini ([@pdp7](https://pdp7.org))
<drew@beagleboard.org>

\$ whoami

- **Open Source Hardware designer at OSH Park**
 - PCB manufacturing service in the USA
 - <drew@oshpark.com> | twitter: @oshpark
- **Board of Directors, BeagleBoard.org Foundation**
 - BeagleBone is a small open source hardware Linux computer
 - <drew@beagleboard.org>
- **Board of Directors, Open Source Hardware Association (OSHWA)**
 - OSHW Certification Program: <https://certification.oshwa.org/>
- **RISC-V Ambassador for RISC-V International**
 - <https://riscv.org/risc-v-ambassadors/>

RISC-V (*virtual*) meetups around the world



Munich RISC-V Group

📍 München, Germany
👤 359 members · Public group
👤 Organized by Flo W. and 1 other

Share: [f](#) [t](#) [in](#)



Bay Area RISC-V Group

📍 San Jose, CA
👤 1,197 members · Public group
👤 Organized by Celeste Cooper and 4 others

Share: [f](#) [t](#) [in](#)

Find many more at: <https://riscv.org/local/>

Upcoming Events

- **RISC-V (Virtual) Summit 2020**
 - December 8th to 10th
 - <https://tmt.knect365.com/risc-v-summit/>






[Start a new group](#)

[Log in](#)

[Sign up](#)



Berlin Embedded Linux Meetup

Berlin, Germany

140 members · Public group

Organized by **Drew F.** and 2 others

Share:

[About](#)

[Events](#)

[Members](#)

[Photos](#)

[Discussions](#)

[Join this group](#)



What we're about

Meetup for those interested in embedded Linux development and Linux kernel development.

Organizers



Drew F. and 2 others

[Message](#)

MNT Reform

by MNT Research GmbH

The open source DIY laptop for hacking, customization, and privacy





Open Source Hardware




Hardware whose **design** is made **publicly available** so that anyone can **study, modify, distribute, make, and sell** the design or hardware based on that design


(source: [Open Source Hardware \(OSHW\) Statement of Principles 1.0](#))

Documentation required for electronics:

✓ Schematics



✓ Board Layout



Editable source files for CAD software such as KiCad or EAGLE

✓ Bill of Materials (*BoM*)

Not strict requirement, but best practice is for all components available from distributors in **low quantity**

Linux on Open Source Hardware with Open Source chip design

Chaos Communication Congress (36c3), December 2019



CERN Open Hardware Licence

- Originally written for **CERN** designs hosted in the **Open Hardware Repository**
- Can be used by **any designer** wishing to **share design** information using a **license compliant** with the **OSHW definition criteria**.
- **CERN OHL version 1.2**
Contains the license itself and a guide to its usage



Instruction Set Architecture (ISA)

- **Interface between hardware and software**
 - C++ program is compiled into instructions for a microprocessor (CPU) to execute.
- **How does compiler know what instructions the CPU understands?**
 - This is defined by the Instruction Set Architecture
- **ISA is a standard**
 - a set of rules that define the tasks the processor can perform
 - proprietary ISA's like x86 and ARM require commercial licensing

RISC-V: a Free and Open ISA

- **History**

- [Started in 2010](#) by computer architecture researchers at UC Berkeley
- Watch the [RISC-V State of the Union](#) by Krste Asanovic

- **Why “RISC”?**

- RISC = Reduced Instruction Set Computer

- **Why “V”?**

- 5th RISC instruction set to come out of UC Berkeley

- **Why is it “Free and Open”?**

- [Specifications](#) licensed as Creative Commons Attribution 4.0 International

What is different about RISC-V?

- **Simple, clean-slate design**
 - Far smaller than other commercial ISAs
 - Clear separation between unprivileged and privileged ISA
 - Avoids micro-architecture or technology dependent features
- **Modular ISA designed for extensibility and specialization**
 - Small standard base, with multiple standard extensions
 - Suitable for everything from tiny microcontrollers to supercomputers
- **Stable**
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions of base ISA

(source: [*Instruction Sets Want to be Free \(Krste Asanović\)*](#))

RISC-V Base Integer ISA

- **RV32I: 32-bit**
 - less than 50 instructions needed! ➡
- **RV32E: 32-bit embedded**
 - reduces register count from 32 to 16 for tiny microcontrollers
- **RV64I: 64-bit**
- **RV128I: 128-bit**
 - Future-proof for nonvolatile RAM capacity; benefits security research

imm[31:12]				rd		0110111	LUI
imm[31:12]				rd		0010111	AUIPC
imm[20:10:1 11 19:12]				rd		1101111	JAL
imm[11:0]				rd		1100111	JALR
imm[12:10:5]		rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12:10:5]		rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12:10:5]		rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12:10:5]		rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12:10:5]		rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12:10:5]		rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0]				rd		0000011	LB
imm[11:0]				rd		0000011	LH
imm[11:0]				rd		0000011	LW
imm[11:0]				rd		0000011	LBU
imm[11:0]				rd		0000011	LHU
imm[11:5]		rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]		rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]		rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]				rd		0010011	ADDI
imm[11:0]				rd		0010011	SLTI
imm[11:0]				rd		0010011	SLTIU
imm[11:0]				rd		0010011	XORI
imm[11:0]				rd		0010011	ORI
imm[11:0]				rd		0010011	ANDI
0000000		shamt	rs1	001	rd	0010011	SLLI
0000000		shamt	rs1	101	rd	0010011	SRLI
0100000		shamt	rs1	101	rd	0010011	SRAI
0000000		rs2	rs1	000	rd	0110011	ADD
0100000		rs2	rs1	000	rd	0110011	SUB
0000000		rs2	rs1	001	rd	0110011	SLL
0000000		rs2	rs1	010	rd	0110011	SLT
0000000		rs2	rs1	011	rd	0110011	SLTU
0000000		rs2	rs1	100	rd	0110011	XOR
0000000		rs2	rs1	101	rd	0110011	SRL
0100000		rs2	rs1	101	rd	0110011	SRA
0000000		rs2	rs1	110	rd	0110011	OR
0000000		rs2	rs1	111	rd	0110011	AND
fm	pred	succ	rs1	000	rd	0001111	FENCE
0000000000000			00000	000	00000	1110011	ECALL
0000000000001			00000	000	00000	1110011	EBREAK

RISC-V base plus standard extensions

- **Standard extensions**
 - **M**: integer multiply/divide
 - **A**: atomic memory operations
 - **F, D, Q**: floating point, double-precision, quad-precision
 - **G**: “general purpose” ISA, short-hand for IMAFD
 - **C**: compressed instruction encoding to conserve memory and cache like ARM Thumb
 - Additions via optional extensions like Vector but not new versions of base ISA
 - **Linux distros like Debian and Fedora target RV64GC**
- **Frozen in 2014, ratified 2019, will be supported forever**



RV32I / RV64I / RV128I + M, A, F, D, Q, C


RISC-V “Green Card”

RISC-V				RISC-V Reference Card																		
Base Integer Instructions (32[64]128)				RV Privileged Instructions (32[64]128)				3 Optional FP Extensions: RV32[F]D[Q]				Optional Compressed Instructions: RVC										
Category	Name	Fmt	RV32[64]128 Base	Category	Name	Fmt	RV mnemonic	Category	Name	Fmt	RV(FIDQ) (HP/SP,DP,QP)	Category	Name	Fmt	RVC							
Loads	Load Byte	I	LB rd,rs1,imm	CSR Access	Atomic R/W	R	CSRWR rd,csr,rs1	Arithmetic	Load	I	FLW,F,Q rd,rs1,imm	Loads	Load Word	CL	CLW rd',rs1',imm							
	Load Halfword	I	LH rd,rs1,imm		Atomic Read & Set Bit	R	CSRRS rd,csr,rs1		Store	I	FSW,F,Q rd,rs1,imm		Load Word SP	CI	CLMSP rd,imm							
	Load Word	I	LDW(DI)Q rd,rs1,imm		Atomic Read & Clear Bit	R	CSRRC rd,csr,rs1		SUBtract	ADD	R	FADD,(S)DIQ rd,rs1,rs2	Load Double	CL	CLD rd',rs1',imm							
	Load Byte Unsigned	I	LBUB rd,rs1,imm		Atomic R/W Imm	R	CSRRWI rd,csr,imm			SUBTRACT	R	FSUB,(S)DIQ rd,rs1,rs2	Load Double SP	CI	CLMSP rd,imm							
	Load Half Unsigned	I	LHUB(DI)U rd,rs1,imm		Atomic Read & Set Bit Imm	R	CSRRSI rd,csr,imm			MULTIPLY	R	FMUL,(S)DIQ rd,rs1,rs2	Load Quad	CL	CLQ rd',rs1',imm							
Stores	Store Byte	S	SB rs1,rs2,imm	Atomic Read & Clear Bit Imm	R	CSRRCT rd,csr,imm	DIVIDE			DIVIDE	R	FDIV,(S)DIQ rd,rs1,rs2	Load Quad SP	CI	CLQSP rd,imm							
	Store Halfword	S	SH rs1,rs2,imm		Change Level	Env. Call				R	ECALL	Square Root		R	FSQRT,(S)DIQ rd,rs1	Load Byte Unsigned	CL	CLUB rd',rs1',imm				
	Store Word	S	SDW(DI)Q rs1,rs2,imm			Environment Breakpoint				R	EBREAK	Mul-Add		R	FMADD,(S)DIQ rd,rs1,rs2,rs3		Float Load Word	CL	CLFW rd',rs1',imm			
Shifts	Shift Left	R	SLLI(WD) rd,rs1,rs2	Environment Return		R	RET	Multiply-Subtract		NEGATIVE MULTIPLY-SUBTRACT	R	FMNSUB,(S)DIQ rd,rs1,rs2,rs3	Stores	Store Word	CS		CSW rs1',rs2',imm					
	Shift Left Immediate	I	SLLI(WD) rd,rs1,shamt		Trap Redirect to Supervisor	R	RRTS	Sign Inject	SIGN source	R	FSIGN,(S)DIQ rd,rs1,rs2	Store Word SP		CSS	CSWSP rs2,imm							
	Shift Right	R	SRLI(WD) rd,rs1,rs2			Hyperervisor Trap to Supervisor	R		RRTS	NEGATIVE MULTIPLY-ADD	R	FMNADD,(S)DIQ rd,rs1,rs2,rs3		Store Double	CS	CSDB rs2',rs2',imm						
	Shift Right Immediate	I	SRLI(WD) rd,rs1,shamt			Interrupt Wait for Interrupt	R		WFI	Min/Max	R	FMIN,(S)DIQ rd,rs1,rs2		Store Double SP	CSS	CSDBSP rs2,imm						
	Shift Right Arithmetic	R	SRAI(WD) rd,rs1,rs2	MMU Supervisor FENCE		R	SFENCE_VMM rs1		MAXIMUM	R	FMAX,(S)DIQ rd,rs1,rs2	Store Quad		CSS	CSQ rs1',rs2',imm							
Arithmetic	ADD	R	ADDI(WD) rd,rs1,rs2	Optional Multiply-Divide Extension: RV32M		RV32M (Mul-Div)			Compare	Compare Float	R	FEC,(S)DIQ rd,rs1,rs2	Float Store Word	CS	CSF rs1',rs2',imm							
	ADD Immediate	I	ADDI(WD) rd,rs1,imm							Categorize	Classify Typ	R		FCLASS,(S)DIQ rd,rs1	Arithmetic	ADD	OR	C.ADD rd,rs1				
	SUBTRACT	R	SUBI(WD) rd,rs1,rs2								Move	R		FMV.X rd,rs1		ADD Immediate	CI	C.ADDI rd,imm				
Logical	Load Upper Imm	I	LUI rd,imm						Divide		Divide Unsigned	R	DIVI(WD) rd,rs1,rs2			Logical	XOR	OS	C.XOR rd',rs2'			
	Add Upper Imm to PC	I	AUIPC rd,imm							Convert from Integer							R	FMV.X.S rd,rs1	OR	OS	C.OR rd',rs2'	
	XOR	R	XOR rd,rs1,rs2							Convert from Int Unsigned							R	FCVT,(S)DIQ.WU rd,rs1	AND	OS	C.AND rd',rs2'	
XOR Immediate	XOR	I	XORI rd,rs1,imm	Optional Atomic Instruction Extension: RVA	RV32M (Mul-Div)	RV32M (Mul-Div)	Convert to Int Unsigned			R			FCVT.WU,(S)DIQ rd,rs1	AND Immediate	CB	C.ANDI rd',rs2'						
	OR	I	ORI rd,rs1,imm							Divide			Divide Unsigned		R	DIVI(WD) rd,rs1,rs2			Shifts	Shift Left Imm	CI	CSLLI rd,imm
	OR Immediate	I	ORI rd,rs1,imm						Configurati		Read Rounding Mode	R								FRMM rd	Shift Right Immediate	CB
AND	R	ANDI(WD) rd,rs1,rs2	Read Flags								R	FRFLAGS rd								Branches		Branch=0
AND Immediate	I	ANDI rd,rs1,imm	Swap Status Req								R	FRCSR rd,rs1				Jump	Jump	CJ				CJ rd,imm
Compare	Set <	R	SLT rd,rs1,rs2								Swap Rounding Mode	R					FRMM rd,rs1	Swap Rounding Mode Imm			Swap Flags	R
	Set < Immediate	I	SLTI rd,rs1,imm	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2			Logical	XOR	OS	C.XOR rd',rs2'									
	Set < Unsigned	I	SLTU rd,rs1,rs2								Configurati	Read Rounding Mode	R	FRMM rd	Shifts	Shift Left Imm	CI		CSLLI rd,imm			
Set < Imm Unsigned	I	SLTIU rd,rs1,imm	Read Flags									R	FRFLAGS rd	Branches		Branch=0	CB		CBEQZ rs1',imm			
Branches	Branch =	S	BEQ rd,rs1,rs2,imm				Swap Status Req		R	FRCSR rd,rs1		Swap Rounding Mode Imm	Swap Flags			R	FRFLAGS rd,rs1		Jump	Jump	CJ	CJ rd,imm
	Branch !=	S	BNE rd,rs1,rs2,imm				Divide		Divide Unsigned	R			DIVI(WD) rd,rs1,rs2			Jump Register	CJR			CJR rd,rs1		
	Branch <	S	BELT rd,rs1,rs2,imm	Configurati	Read Rounding Mode	R					FRMM rd						Shifts	Shift Left Imm		CI	CSLLI rd,imm	
Branch <=	Branch <=	S	BELTU rd,rs1,rs2,imm		Read Flags	R					FRFLAGS rd							Branches	Branch=0	CB	CBEQZ rs1',imm	
	Branch <= Unsigned	S	BELTU rd,rs1,rs2,imm		Swap Status Req	R					FRCSR rd,rs1		Jump	Jump	CJ	CJ rd,imm						
	Branch <= Unsigned	S	BELTU rd,rs1,rs2,imm		Swap Rounding Mode	R					FRMM rd,rs1			Swap Rounding Mode Imm	Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1	
Jump & Link	JAL	J	JAL rd,imm	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2			Logical	XOR	OS			C.XOR rd',rs2'							
	Jump & Link Register	J	JALR rd,rs1,imm								Configurati	Read Rounding Mode	R		FRMM rd	Shifts	Shift Left Imm	CI		CSLLI rd,imm		
	Synch thread	I	FENCE									Read Flags	R		FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
Synchron	Synch Instr & Data	I	FENCE_I				Swap Status Req	R	FRCSR rd,rs1	Jump		Jump	CJ		CJ rd,imm							
	System CALL	I	SCALL				Swap Rounding Mode	R	FRMM rd,rs1			Swap Rounding Mode Imm	Swap Flags		R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	System BREAK	I	EBREAK	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2				Logical		XOR	OS	C.XOR rd',rs2'							
Counters	Read CYCLE	R	RDNCYCLE rd							Configurati			Read Rounding Mode	R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
	Read CYCLE up Half	R	RDNCYCLER rd										Read Flags	R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
	Read TIME	R	RDNTIME rd				Jump	Jump	CJ		CJ rd,imm											
Read INSTR RETIRED	Read INSTR RETIRED	R	RDINSTRRET rd					Swap Status Req	R		FRCSR rd,rs1		Swap Rounding Mode Imm	Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	Read INSTR RETIRED	R	RDINSTRRET rd	Divide	Divide Unsigned	R		DIVI(WD) rd,rs1,rs2			Logical	XOR		OS	C.XOR rd',rs2'							
	Read INSTR up Half	R	RDINSTRCLER rd				Configurati					Read Rounding Mode		R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
Read TIME up Half	R	RDINTIMER rd	Read Flags									R		FRFLAGS rd	Branches		Branch=0	CB	CBEQZ rs1',imm			
Read INSTR RETIRED	R	RDINSTRRET rd	Swap Status Req					R	FRCSR rd,rs1	Jump	Jump	CJ		CJ rd,imm								
Read INSTR up Half	R	RDINSTRCLER rd	Swap Rounding Mode					R	FRMM rd,rs1		Swap Rounding Mode Imm	Swap Flags		R		FRFLAGS rd,rs1	Jump Register	CJR	CJR rd,rs1			
Jump & Link	JAL	J	JAL rd,imm	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2					Logical	XOR	OS	C.XOR rd',rs2'							
	Jump & Link Register	J	JALR rd,rs1,imm							Configurati			Read Rounding Mode	R	FRMM rd	Shifts		Shift Left Imm	CI	CSLLI rd,imm		
	Synch thread	I	FENCE										Read Flags	R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
Synchron	Synch Instr & Data	I	FENCE_I				Swap Status Req	R	FRCSR rd,rs1			Jump	Jump	CJ	CJ rd,imm							
	System CALL	I	SCALL				Swap Rounding Mode	R	FRMM rd,rs1				Swap Rounding Mode Imm	Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	System BREAK	I	EBREAK	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2			Logical	XOR			OS	C.XOR rd',rs2'							
Counters	Read CYCLE	R	RDNCYCLE rd								Configurati	Read Rounding Mode		R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
	Read CYCLE up Half	R	RDNCYCLER rd									Read Flags		R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
	Read TIME	R	RDNTIME rd				Jump	Jump	CJ	CJ rd,imm												
Read INSTR RETIRED	Read INSTR RETIRED	R	RDINSTRRET rd					Swap Status Req	R	FRCSR rd,rs1		Swap Rounding Mode Imm		Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	Read INSTR RETIRED	R	RDINSTRRET rd	Divide	Divide Unsigned	R		DIVI(WD) rd,rs1,rs2			Logical		XOR	OS	C.XOR rd',rs2'							
	Read INSTR up Half	R	RDINSTRCLER rd				Configurati						Read Rounding Mode	R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
Read TIME up Half	R	RDINTIMER rd	Read Flags										R	FRFLAGS rd	Branches		Branch=0	CB	CBEQZ rs1',imm			
Read INSTR RETIRED	R	RDINSTRRET rd	Swap Status Req					R	FRCSR rd,rs1	Jump	Jump		CJ	CJ rd,imm								
Read INSTR up Half	R	RDINSTRCLER rd	Swap Rounding Mode					R	FRMM rd,rs1		Swap Rounding Mode Imm		Swap Flags	R		FRFLAGS rd,rs1	Jump Register	CJR	CJR rd,rs1			
Jump & Link	JAL	J	JAL rd,imm	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2					Logical	XOR	OS	C.XOR rd',rs2'							
	Jump & Link Register	J	JALR rd,rs1,imm							Configurati			Read Rounding Mode	R	FRMM rd	Shifts		Shift Left Imm	CI	CSLLI rd,imm		
	Synch thread	I	FENCE										Read Flags	R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
Synchron	Synch Instr & Data	I	FENCE_I				Swap Status Req	R	FRCSR rd,rs1			Jump	Jump	CJ	CJ rd,imm							
	System CALL	I	SCALL				Swap Rounding Mode	R	FRMM rd,rs1				Swap Rounding Mode Imm	Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	System BREAK	I	EBREAK	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2			Logical	XOR			OS	C.XOR rd',rs2'							
Counters	Read CYCLE	R	RDNCYCLE rd								Configurati	Read Rounding Mode		R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
	Read CYCLE up Half	R	RDNCYCLER rd									Read Flags		R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
	Read TIME	R	RDNTIME rd				Jump	Jump	CJ	CJ rd,imm												
Read INSTR RETIRED	Read INSTR RETIRED	R	RDINSTRRET rd					Swap Status Req	R	FRCSR rd,rs1		Swap Rounding Mode Imm		Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	Read INSTR RETIRED	R	RDINSTRRET rd	Divide	Divide Unsigned	R		DIVI(WD) rd,rs1,rs2			Logical		XOR	OS	C.XOR rd',rs2'							
	Read INSTR up Half	R	RDINSTRCLER rd				Configurati						Read Rounding Mode	R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
Read TIME up Half	R	RDINTIMER rd	Read Flags										R	FRFLAGS rd	Branches		Branch=0	CB	CBEQZ rs1',imm			
Read INSTR RETIRED	R	RDINSTRRET rd	Swap Status Req					R	FRCSR rd,rs1	Jump	Jump		CJ	CJ rd,imm								
Read INSTR up Half	R	RDINSTRCLER rd	Swap Rounding Mode					R	FRMM rd,rs1		Swap Rounding Mode Imm		Swap Flags	R		FRFLAGS rd,rs1	Jump Register	CJR	CJR rd,rs1			
Jump & Link	JAL	J	JAL rd,imm	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2					Logical	XOR	OS	C.XOR rd',rs2'							
	Jump & Link Register	J	JALR rd,rs1,imm							Configurati			Read Rounding Mode	R	FRMM rd	Shifts		Shift Left Imm	CI	CSLLI rd,imm		
	Synch thread	I	FENCE										Read Flags	R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
Synchron	Synch Instr & Data	I	FENCE_I				Swap Status Req	R	FRCSR rd,rs1			Jump	Jump	CJ	CJ rd,imm							
	System CALL	I	SCALL				Swap Rounding Mode	R	FRMM rd,rs1				Swap Rounding Mode Imm	Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	System BREAK	I	EBREAK	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2			Logical	XOR			OS	C.XOR rd',rs2'							
Counters	Read CYCLE	R	RDNCYCLE rd								Configurati	Read Rounding Mode		R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
	Read CYCLE up Half	R	RDNCYCLER rd									Read Flags		R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
	Read TIME	R	RDNTIME rd				Jump	Jump	CJ	CJ rd,imm												
Read INSTR RETIRED	Read INSTR RETIRED	R	RDINSTRRET rd					Swap Status Req	R	FRCSR rd,rs1		Swap Rounding Mode Imm		Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	Read INSTR RETIRED	R	RDINSTRRET rd	Divide	Divide Unsigned	R		DIVI(WD) rd,rs1,rs2			Logical		XOR	OS	C.XOR rd',rs2'							
	Read INSTR up Half	R	RDINSTRCLER rd				Configurati						Read Rounding Mode	R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
Read TIME up Half	R	RDINTIMER rd	Read Flags										R	FRFLAGS rd	Branches		Branch=0	CB	CBEQZ rs1',imm			
Read INSTR RETIRED	R	RDINSTRRET rd	Swap Status Req					R	FRCSR rd,rs1	Jump	Jump		CJ	CJ rd,imm								
Read INSTR up Half	R	RDINSTRCLER rd	Swap Rounding Mode					R	FRMM rd,rs1		Swap Rounding Mode Imm		Swap Flags	R		FRFLAGS rd,rs1	Jump Register	CJR	CJR rd,rs1			
Jump & Link	JAL	J	JAL rd,imm	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2					Logical	XOR	OS	C.XOR rd',rs2'							
	Jump & Link Register	J	JALR rd,rs1,imm							Configurati			Read Rounding Mode	R	FRMM rd	Shifts		Shift Left Imm	CI	CSLLI rd,imm		
	Synch thread	I	FENCE										Read Flags	R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
Synchron	Synch Instr & Data	I	FENCE_I				Swap Status Req	R	FRCSR rd,rs1			Jump	Jump	CJ	CJ rd,imm							
	System CALL	I	SCALL				Swap Rounding Mode	R	FRMM rd,rs1				Swap Rounding Mode Imm	Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	System BREAK	I	EBREAK	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2			Logical	XOR			OS	C.XOR rd',rs2'							
Counters	Read CYCLE	R	RDNCYCLE rd								Configurati	Read Rounding Mode		R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
	Read CYCLE up Half	R	RDNCYCLER rd									Read Flags		R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
	Read TIME	R	RDNTIME rd				Jump	Jump	CJ	CJ rd,imm												
Read INSTR RETIRED	Read INSTR RETIRED	R	RDINSTRRET rd					Swap Status Req	R	FRCSR rd,rs1		Swap Rounding Mode Imm		Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	Read INSTR RETIRED	R	RDINSTRRET rd	Divide	Divide Unsigned	R		DIVI(WD) rd,rs1,rs2			Logical		XOR	OS	C.XOR rd',rs2'							
	Read INSTR up Half	R	RDINSTRCLER rd				Configurati						Read Rounding Mode	R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
Read TIME up Half	R	RDINTIMER rd	Read Flags										R	FRFLAGS rd	Branches		Branch=0	CB	CBEQZ rs1',imm			
Read INSTR RETIRED	R	RDINSTRRET rd	Swap Status Req					R	FRCSR rd,rs1	Jump	Jump		CJ	CJ rd,imm								
Read INSTR up Half	R	RDINSTRCLER rd	Swap Rounding Mode					R	FRMM rd,rs1		Swap Rounding Mode Imm		Swap Flags	R		FRFLAGS rd,rs1	Jump Register	CJR	CJR rd,rs1			
Jump & Link	JAL	J	JAL rd,imm	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2					Logical	XOR	OS	C.XOR rd',rs2'							
	Jump & Link Register	J	JALR rd,rs1,imm							Configurati			Read Rounding Mode	R	FRMM rd	Shifts		Shift Left Imm	CI	CSLLI rd,imm		
	Synch thread	I	FENCE										Read Flags	R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
Synchron	Synch Instr & Data	I	FENCE_I				Swap Status Req	R	FRCSR rd,rs1			Jump	Jump	CJ	CJ rd,imm							
	System CALL	I	SCALL				Swap Rounding Mode	R	FRMM rd,rs1				Swap Rounding Mode Imm	Swap Flags	R	FRFLAGS rd,rs1		Jump Register	CJR	CJR rd,rs1		
	System BREAK	I	EBREAK	Divide	Divide Unsigned	R	DIVI(WD) rd,rs1,rs2			Logical	XOR			OS	C.XOR rd',rs2'							
Counters	Read CYCLE	R	RDNCYCLE rd								Configurati	Read Rounding Mode		R	FRMM rd	Shifts	Shift Left Imm		CI	CSLLI rd,imm		
	Read CYCLE up Half	R	RDNCYCLER rd									Read Flags		R	FRFLAGS rd		Branches	Branch=0	CB	CBEQZ rs1',imm		
	Read TIME	R	RDNTIME rd				Jump	Jump	CJ	CJ rd,imm												
Read INSTR RETIRED	Read INSTR RETIRED	R	RDINSTRRET rd					Swap Status Req														

Learn more about RISC-V

- Get up-to-speed quick with the **RISC-V Reader**

riscvbook.com



RISC-V and Industry

- **RISC-V International now controls the specifications: riscv.org**
 - Non-profit organization with 690+ members from 50 countries including companies, universities and more
 - [Become a member](#) *(free of cost to individuals and non-profits)*
 - [YouTube channel has hundreds of talks!](#)
- **Companies plan to ship billions of devices with RISC-V cores**
 - Nvidia already shipping RISC-V cores for system management in its GPU products
 - Western Digital will be using RISC-V controllers in all of its storage products

RISC-V and Industry

- **Avoid ISA licensing and royalty fees**
 - including the legal costs and long delays due to complex licensing agreements
- **Freedom to choose micro-architecture implementation**
 - only a few companies like Apple, Samsung and Qualcomm have ARM architecture licenses which allows them to do a custom implementation
- **Freedom to leverage existing open source implementations**
 - Berkeley's Rocket and BOOM, ETH Zurich's PULP cores, Western Digital SweRV
- **Already has a well supported software ecosystem**
 - Linux, BSD, gcc, glibc, LLVM/clang, FreeRTOS, Zephyr, QEMU
 - [The State of Software Development Tools for RISC-V](#) by Khem Raj

RISC-V around the world


- RISC-V International based in Switzerland
 - U.S.-based RISC-V Foundation reincorporated at the beginning of 2020 as RISC-V International in Switzerland to avoid being hampered by U.S. politics
- **EU, India and Pakistan have RISC-V processor design initiatives**
 - Desire for sovereign control of technology and avoid backdoors from other nations
- **Strong interest from chipmakers in China**
 - U.S. companies banned in 2019 from doing business with Huawei... who's next?
 - ARM was deemed to be a UK-origin technology in 2019, so it is ok to do business with Huawei... but how long will that last? Will the Nvidia acquisition impact that?

Does RISC-V mean Open Source?

- RISC-V is a set of specifications under an open source license
- RISC-V implementations can be open source or proprietary
- Open specifications make open source implementations possible
 - It is not legal to design an open source processor for proprietary ISA like x86 and ARM

RISC-V Privileged Architecture


- **Three privilege modes**
 - User (U-Mode): applications
 - Supervisor (S-Mode): OS kernel
 - Machine (M-Mode): bootloader and firmware
- **Supported combinations of modes**
 - M (simple embedded systems)
 - M, U (embedded systems with memory protection)
 - M, S, U (Unix-style operating systems with virtual memory)
- **Hypervisors run in modified S mode (HS)**



RISC-V Boot Flow


- Follows commonly used multiple boot stages model

- ZSBL and FSBL are initial platform-specific bootloaders (*SiFive FU540 SoC in this example*)
- U-Boot is the final stage bootloader that jumps into Linux kernel
- NOTE: hart is a hardware thread of execution, which users may refer to as a “core”




What is SBI?

- **SBI stands for Supervisor Binary Interface**
 - calling convention between Supervisor (S-mode OS) and Supervisor Execution Environment (SEE)
 - allows supervisor-mode software to be written that is portable to all RISC-V implementations
- Unix-class Platform Spec working group
 - Chaired by Al Stone
 - Transitioning to [RISC-V Profiles and Platform Spec WG](#)




What is OpenSBI?

- **OpenSBI is an open source SBI implementation**
 - avoid fragmentation of SBI implementations
- **Layers of implementation**
 - Platform specific reference firmware
 - Platform specific library
 - SBI library
- **Provides run-time in M-mode**
 - Typically used in boot stage following ROM/Loader
 - Provides support for reference platforms
 - Generic simple drivers included for M-mode to operate



UEFI Support

- [UEFI support for RISC-V coming in Linux 5.10](#) (ETA December 2020)
- [Grub2](#) and [U-Boot](#) support UEFI on RISC-V
- [RISC-V edk2 port](#) is upstream in TianoCore



(source: [Introduction to RISC-V Boot Flow](#), Atish Patra and Anup Patel)

RISC-V emulation in QEMU



- **Support for [RISC-V in mainline QEMU](#)**
 - QEMU can boot 32-bit and 64-bit mainline Linux kernel
 - QEMU can run OpenSBI, U-Boot and Coreboot
 - Draft versions of Hypervisor and Vector extensions supported
 - QEMU sifive_u machine can boot same binaries as the physical board
- **Tutorial: [Running 64- and 32-bit RISC-V Linux on QEMU](#)**

RISC-V in the Linux kernel

- Initial port by Palmer Dabbelt landed in Linux 4.15
 - Mailing list: linux-riscv@lists.infradead.org ([archive](#))
- [“What's missing in RISC-V Linux, and how YOU can help!”](#)
 - Björn Töpel at [Munich RISC-V meetup](#) (*jump to 43:25*)
 - “A great way to learn the nitty gritty details of the Linux kernel”
 - “It’s a fun, friendly, and still pretty small community”

(source: [“What's missing in RISC-V Linux, and how YOU can help!”](#), Björn Töpel)

RISC-V in the Linux kernel


commits arm64 vs riscv



(source: ["What's missing in RISC-V Linux, and how YOU can help!", Björn Töpel](#))

RISC-V in the Linux kernel

commits arm64 vs riscv (time shifted)



(source: ["What's missing in RISC-V Linux, and how YOU can help!", Björn Töpel](#))

RISC-V in the Linux kernel

```
$ ./Documentation/features/list-arch.sh riscv | grep TODO
```

```
core/ cBPF-JIT          : TODO | HAVE_CBPF_JIT # arch supports cBPF JIT optimizations
debug/ kprobes           : TODO | HAVE_KPROBES # arch supports live patched kernel probe
debug/ kprobes-on-ftrace : TODO | HAVE_KPROBES_ON_FTRACE # arch supports combined kprobes and ftrace live patching
debug/ kretprobes        : TODO | HAVE_KRETPROBES # arch supports kernel function-return probes
debug/ optprobes         : TODO | HAVE_OPTPROBES # arch supports live patched optprobes
debug/ uprobes           : TODO | ARCH_SUPPORTS_UPROBES # arch supports live patched user probes
debug/ user-ret-profiler : TODO | HAVE_USER_RETURN_NOTIFIER # arch supports user-space return from system call profiler
locking/ cmpxchg-local   : TODO | HAVE_CMPXCHG_LOCAL # arch supports the this_cpu_cmpxchg() API
locking/ queued-rwlocks  : TODO | ARCH_USE_QUEUED_RWLOCKS # arch supports queued rwlocks
locking/ queued-spinlocks : TODO | ARCH_USE_QUEUED_SPINLOCKS # arch supports queued spinlocks
perf/ kprobes-event      : TODO | HAVE_REGS_AND_STACK_ACCESS_API # arch supports kprobes with perf events
sched/ membarrier-sync-core : TODO | ARCH_HAS_MEMBARRIER_SYNC_CORE # arch supports core serializing membarrier
sched/ numa-balancing    : TODO | ARCH_SUPPORTS_NUMA_BALANCING # arch supports NUMA balancing
time/ arch-tick-broadcast : TODO | ARCH_HAS_TICK_BROADCAST # arch provides tick_broadcast()
time/ irq-time-acct      : TODO | HAVE_IRQ_TIME_ACCOUNTING # arch supports precise IRQ time accounting
time/ virt-cpuacct       : TODO | HAVE_VIRT_CPU_ACCOUNTING # arch supports precise virtual CPU time accounting
vm/ ELF-ASLR             : TODO | ARCH_HAS_ELF_RANDOMIZE # arch randomizes the stack, heap and binary images of ELF binaries
vm/ huge-vmap            : TODO | HAVE_ARCH_HUGE_VMAP # arch supports the ioremap_pud_enabled() and ioremap_pmd_enabled() APIs
vm/ ioremap_prot         : TODO | HAVE_IOREMAP_PROT # arch has ioremap_prot()
vm/ PG_uncached          : TODO | ARCH_USES_PG_UNCACHED # arch supports the PG_uncached page flag
vm/ THP                  : TODO | HAVE_ARCH_TRANSPARENT_HUGEPAGE # arch supports transparent hugepages
vm/ batch-unmap-tlb-flush : TODO | ARCH_WANT_BATCHED_UNMAP_TLB_FLUSH # arch supports deferral of TLB flush until multiple pages are unmapped
```

(source: [“What's missing in RISC-V Linux, and how YOU can help!”](#), Björn Töpel)

RISC-V in the Linux kernel

- **Recent and ongoing work:**
 - KVM (*Anup Patel/Atish Patra*)
 - waiting on ratification of Hypervisor spec
 - eBPF JIT (*Björn Töpel*)
 - KGDB support (*Vincent Chen*)
 - kexec/kdump support (*Nick Kossifidis*)
 - kprobes/kretprobes (*Guo Ren*)
 - generic vDSO support
 - syszcaller support
 - build with LLVM/clang

(source: [*"What's missing in RISC-V Linux, and how YOU can help!"*](#), Björn Töpel)

Linux distro: Fedora



- “This project, informally called [Fedora/RISC-V](#), aims to provide a complete Fedora experience on the RISC-V (RV64GC)”



Linux distro: Debian



- **QEMU and libvirt/QEMU**

- Fedora Images can run on the QEMU with graphics parameters (VGA and bochs-display).



- **SiFive Unleashed board**

- Fedora GNOME Image can run on SiFive Unleashed with Expansion Board, PCI-E graphic Card & SATA SSD




- [Installation instructions](#)

Linux distro: Debian



- Port of Debian for the RISC-V architecture called riscv64
 - “a port in Debian terminology means to provide the software normally available in the Debian archive (over 20,000 source packages) ready to install and run”
- 95% of packages are built for RISC-V
 - The Debian port uses RV64GC as the hardware baseline and the lp64d ABI (the default ABI for RV64G systems).



OpenEmbedded / Yocto

- [meta-risc-v](#): general hardware-specific BSP overlay for the RISC-V
 - The core BSP part of meta-riscv should work with different OpenEmbedded/Yocto distributions and layer stacks
 - Supports QEMU and the SiFive HiFive Unleashed board



BuildRoot


- RISC-V port is now supported in the upstream BuildRoot project
- “Embedded Linux from scratch in 40 minutes (on RISC-V)”
 - **Tutorial by Michael Opdenacker, Bootlin**
 - Hardware emulator: QEMU
 - Cross-compiling toolchain: Buildroot
 - Bootloader: BBL Berkeley Boot Loader
 - Kernel: Linux 5.4-rc7
 - Root filesystem and application: BusyBox
 - *That's easy to compile and assemble in less than 40 minutes!*



SiFive Freedom FU540 SoC




- SiFive is a start-up founded by members of the Berkeley RISC-V team
- FU540 debuted in 2018 as the first RISC-V SoC that could run Linux
 - 4x U54 cores (*up to 1.5 GHz*) which implement RV64GC to run Linux
 - 1x E51 low-power “minion” core for system management tasks
 - 64-bit DDR4 with ECC
 - Gigabit Ethernet, ChipLink, SPI, I2C, UART, GPIO, PWM (*no USB*)



SiFive Freedom Unleashed



- The first Linux-capable RISC-V dev board
 - And the board design is Open Source Hardware!
- Highest performance available yet
 - FU540 SoC clocked over 10x faster than FPGA 'soft' cores
- Too expensive for widespread adoption
 - Sold for \$999 on CrowdSupply and no longer available
 - FU540 SoC chip is not sold separately
 - SiFive core business is designing cores, not SoC's or boards



NOTE: ASIC is a term often used to indicate that an SoC (System-on-Chip) has a "hard" processor core constructed by silicon fabrication instead of "soft" core on FPGA where clock speeds are much lower

SiFive Freedom Unleashed

- Fedora GNOME image running on Unleashed with PCIe graphics card



Microchip PolarFire SoC




- **Microchip designed a SoC similar to SiFive U540 but adds a FPGA**

- 4x 667 MHz U54 cores, 1x E51 core
- PolarFire FPGA fabric with 25k to 460k logic elements (LEs)
- DDR3/4, LPDDR3/4
- PCIe Gen2, USB 2.0 OTG, 2x GbE


- **Full commercial product family**

- Available from distributors
- Formerly branded as Microsemi before Microchip acquired it




Microchip Icicle board

- PolarFire SoC dev board
 - [\\$499 on CrowdSupply](#)
 - Now shipping to backers
 - Available soon from distributors
- **MPFS250T-FCVG484EES**
 - 600 MHz clock RISC-V cores
 - 254K logic element FPGA
- **Memory**
 - 2 GB LPDDR4 x 32
 - 1 Gb SPI flash
 - 8 GB eMMC flash or SD card slot



Kendryte K210


- 400MHz dual core RV64GC
 - 8MB SRAM but no DRAM interface
- **Affordable Sipeed dev boards**
 - Sipeed MAix BiT is only \$13
- **Full support added in Linux 5.8**
 - "RISC-V NOMMU and M-mode Linux"
 - Damien Le Moal, Christoph Hellwig
- **2 boards supported by u-boot**
 - Sean Anderson



Kendryte K210

- Buildroot with busybox for rootfs
 - upstreaming in progress on the [mailing list](#)
 - tutorial from [CNX Software](#)
- **8MB runs out very quick!**
 - MMU based on draft spec not supported by Linux
 - userspace needs shared library support
 - ["RISC-V FDPIC/NOMMU toolchain/runtime support"](#)

(Maciej W. Rozycki)




Kendryte K210

```
File Edit Log Configuration Control signals View Help
/ # uname -a
Linux k210 5.6.0-rc1vowstar #1 SMP Mon Feb 17 23:1
/ # cat /proc/meminfo | head
MemTotal:        6656 kB
MemFree:          2496 kB
MemAvailable:     2080 kB
Buffers:          0 kB
Cached:           1916 kB
SwapCached:       0 kB
Active:           0 kB
Inactive:         0 kB
Active(anon):     0 kB
Inactive(anon):   0 kB
/ # cat /proc/cpuinfo
processor         : 0
hart              : 0
isa               : rv64imafdc

processor         : 1
hart              : 1
isa               : rv64imafdc

/ # tcc -run -nostdlib hello.c
hello.c:2: warning: implicit declaration of function '
hello show 'n tell
/ #
```



PicoRio

- Open source project from [RIOS Lab](#)
 - Goal is to create low-cost Linux-capable RISC-V platform
- [Introduction by Zhangxi Tan](#)
 - during RISC-V Global Summit back in September
 - [Three phases](#) of PicoRio planned
 - Samples of PicoRio 1.0 expected in Q4 2020



SiFive RISC-V PC

- **Powered by next-gen [SiFive Freedom U740 SoC](#)**
 - complete implementation of the latest RISC-V Vector (RVV) extension.
- **Details at the [Linley Fall Processor Conference](#) on October 29th**
 - “Extending AI SoC Design Possibilities Through Linux-Capable Vector Processors”,
Krste Asanović, Co-founder & Chief Architect, SiFive
 - “Creating a RISC-V PC Ecosystem for Linux Application Development”,
Yunsup Lee, CTO, SiFive

Alibaba XuanTie 910



- T-Head is a subsidiary of Alibaba
- 16-core 2.5 GHz RISC-V processor
- implementation of current draft
RISC-V Vector (RVV) extension
- Expected to debut in 2021



Open source FPGA toolchains

Where do FPGAs Come In?

- Field Programmable Gate Array
- Change a chip's HARDWARE in a few minutes
- Make it act like a new chip!



[“RISC-V and FPGAs: Open Source Hardware Hacking”](#)

Keynote at Hackday Supercon 2019 by Dr. Megan Wachs

Open source FPGA toolchains

- **Project IceStorm for Lattice iCE40 FPGA**
 - [“A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs”](#)
 - Claire Wolf (oe1cxw) at 32c3





A Free and Open Source Verilog-to-Bitstream Flow for iCE40 FPGAs

Clifford



Some screenshots from IceStorm Docs:




Open source FPGA toolchains

- **Project Trellis for the more capable Lattice ECP5 FPGA**
 - [“Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5”](#)
 - [David Shah @fpga_dave](#) at FOSDEM 19

Project Trellis and nextpnr FOSS FPGA flow for the Lattice ECP5


Project Trellis & nextpnr FOSS Tools for ECP5 FPGAs

David Shah
@fpga_dave
Symbiotic EDA || Imperial College London



Open source FPGA toolchains

- **Project X-Ray & SymbiFlow for *much* more capable Xilinx Series 7**
 - "Xilinx Series 7 FPGAs Now Have a Fully Open Source Toolchain!" [almost] Tim Ansell
 - "Open Source Verilog-to-Bitstream FPGA synthesis flow, currently targeting Xilinx 7-Series, Lattice iCE40 and Lattice ECP5 FPGAs. **Think of it as the GCC of FPGAs**"



Hackaday Supercon badge

- RISC-V “soft” core on ECP5 FPGA
- [Gigantic FPGA In Game Boy Form Factor](#)



“Team Linux on Badge”


- Michael Welling, Tim Ansell, Sean Cross, Jacob Creedon
- Attempt to use the built-in 16MB failed...



“Team Linux on Badge”

- Jacob Creedon designed a cartridge board that adds 32MB of SDRAM to the Hackaday Supercon badge... before the event!








OSS FPGA & EDA tools

@ico_TC



This is how a Linux capable core looks like on an FPGA. #nextpnratwork



12:42 AM · Dec 15, 2019 · Twitter for Android

source: https://twitter.com/ico_TC/status/1205996588499210241

Why design an SoC in Python?

- **Python has advantages over traditional HDL like VHDL and Verilog**
 - Many people already are familiar with Python than HDL (hardware description languages)
 - There are currently more software developers than hardware designers
- **Migen is a Python framework that can automate chip design**
 - Leverages the object-oriented, modular nature of Python
 - Produces Verilog code so it can be used with existing chip design workflows
- **“Using Python for creating hardware to record FOSS conferences!”**



What is Migen?



BASICS

```
-- Libraries imports
library ieee;
use ieee.std_logic_1164.all;

-- Module interface description
entity my_module is
    port(
        clk : in std_logic;
        o    : out std_logic
    );
end entity;

-- Module architecture description
architecture rtl of my_module is
    signal d : std_logic;
    signal q : std_logic;
begin
    -- Combinatorial logic
    o <= q;
    d <= not q;

    -- Synchronous logic
    process(clk)
    begin
        if rising_edge(clk) then
            d <= q;
        end if;
    end process
end rtl;
```

VHDL

*An alternative HDL
based on Python*

```
from migen import *

class MyModule(Module):
    def __init__(self):
        self.o = Signal()

        ###

        d = Signal()
        q = Signal()

        # combinatorial logic
        self.comb += [
            self.o.eq(q),
            d.eq(~q)
        ]

        # synchronous logic
        self.sync += d.eq(q)
```


Migen

source: https://github.com/litex-hub/fpga_101

Enjoy Digital
CD

LiteX

- Based on Migen, builds full SoC that can be loaded into an FPGA




LiteX



- "LiteX vs. Vivado: First Impressions"
- Collection of open cores for DRAM, Ethernet, PCIe, SATA and more...

Name	Build Status	Description
LiteDRAM	build passing	DRAM
LiteEth	build passing	Ethernet
LitePCIe	build passing	PCIe
LiteSATA	build passing	SATA
LiteSDCard	build passing	SD card
LiteICLink	build passing	Inter-Chip communication
LiteJESD204B	build passing	JESD204B
LiteVideo	build unknown	VGA, DVI, HDMI
LiteScope	build passing	Logic analyzer

Linux on LiteX-VexRiscv



- **VexRiscv: 32-bit Linux-capable RISC-V core**
 - Designed to be FPGA friendly
 - Written in Spinal HDL (based on Scala)
- **Builds an SoC using VexRiscv core and LiteX modules**
 - Such as LiteDRAM, LiteEth, LiteSDCard, LitePCIE
 - “This project demonstrates how high level HDLs (Spinal HDL, Migen) enable new possibilities and complement each other. Results shown here are the results of a productive collaboration between open-source communities”
- **Supports large number of FPGA dev boards**


```
10.364858] TCP: hash tables configured (established 1024 bind 1024)
10.380958] UDP-Lite hash table entries: 256 (order: 0, 4096 bytes)
10.719887] Unpacking initramfs...
61.412194] Initramfs unpacking failed: junk in compressed archive
61.909354] workingset: timestamp_bits=30 max_order=13 bucket_order=0
72.996687] Block layer SCSI generic (sg) driver version 0.4 loaded (major 253)
73.007505] to scheduler mq-deadline registered
73.015518] to scheduler kyber registered
112.072104] 00001000: serial: ttyLXU0 at MMIO 0xf0001000 (irq = 0, base_baud = 0) is a lltuart
112.088594] printk: console [lltuart0] enabled
112.088594] printk: console [lltuart0] enabled
112.900001] printk: bootconsole [sbt0] disabled
112.900001] printk: bootconsole [sbt0] disabled
113.507703] libphy: Fixed MDIO Bus: probed
113.720043] tzc /dev entries driver
115.360060] NET: Registered protocol family 10
115.812037] Segment Routing with IPv6
115.860871] sit: IPv6, IPv4 and MPLS over IPv4 tunneling driver
117.004524] Freeing unused kernel memory: 140K
117.012314] This architecture does not have kernel memory protection.
117.020189] Run /init as init process
mount: mounting tmpfs on /dev/shm failed: Invalid argument
mount: mounting tmpfs on /tmp failed: Invalid argument
mount: mounting tmpfs on /run failed: Invalid argument
Starting syslogd: OK
Starting klogd: OK
Running sysctl:
OK
Initializing random number generator... [ 219.404759] random: dd: uninitialized ur
done.
Starting network: OK
Starting dropbear sshd: [ 258.497435] random: dropbear: uninitialized ur
OK
Welcome to Buildroot
buildroot login: root

  L I T E X
  - - -
  L I T E X V E X R I S C V

32-bit VexRiscv CPU with MMU integrated in a LiteX SoC

login[83]: root login on 'console'
root@buildroot:~#
```



add the Hackaday Supercon ECP5 badge #31

Edit

 Mergedenjoy-digital merged 1 commit into `litex-hub:master` from `pdp7:master` 21 days ago

Conversation 18



Commits 1



Checks 1



Files changed 2

+461 -0



pdp7 commented 22 days ago • edited ▾

Contributor



Add the [Hackaday Supercon 2019 badge](#) which has an ECP5 FPGA.

These changes are from a [fork](#) by Michael Welling (@mwelling)

During Supercon, we tried two approaches:

- use the built-in 16MB QSPI SRAM
- use add-on cartridge with 32MB SDRAM by Jacob Creedon

We were not able to get the QSPI SRAM working so I've removed those changes, and I have just added the changes that are needed to boot Linux with the 32MB SDRAM.

In addition to @mwelling, thank you to Jacob Creedon (@jcreedon), @gregdavill, Tim Ansell (@mithro), and Sean Cross (@xobs) who all helped get Linux working on this badge.

KiCad design files by @jcreedon for the SDRAM cartridge are [available on GitHub](#).

Reviewers

No reviews

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone



add the Hackaday Supercon ECP5 badge #31

Changes from all commits ▾ File filter... ▾ Jump to... ▾ ⚙ ▾

Review changes ▾

215 litex_boards/partner/platforms/hadbadge.py

```
...  ...  @@ -0,0 +1,215 @@  
1  + from litex.build.generic_platform import *  
2  + from litex.build.lattice import LatticePlatform  
3  +  
4  + # I/Os -----  
5  +  
6  + _io = [  
7  +     ("clk8", 0, Pins("U18"), IOStandard("LVCMOS33")),  
8  +     ("programm", 0, Pins("R1"), IOStandard("LVCMOS33")),  
9  +     ("serial", 0,  
10 +         Subsignal("rx", Pins("U2"), IOStandard("LVCMOS33"), Misc("PULLMODE=UP")),  
11 +         Subsignal("tx", Pins("U1"), IOStandard("LVCMOS33")),  
12 +     ),  
13 +     ("led", 0, Pins("E3 D3 C3 C4 C2 B1 B20 B19 A18 K20 K19"), IOStandard("LVCMOS33")), # Anodes  
14 +     ("led", 1, Pins("P19 L18 K18"), IOStandard("LVCMOS33")), # Cathodes via FET  
15 +     ("usb", 0,  
16 +         Subsignal("d_p", Pins("F3")),  
17 +         Subsignal("d_n", Pins("G3")),  
18 +         Subsignal("pullup", Pins("E4")),  
19 +         Subsignal("vbusdet", Pins("F4")),  
20 +         IOStandard("LVCMOS33")  
21 +     ),  
22 +     ("keypad", 0,  
23 +         Subsignal("left", Pins("G2"), Misc("PULLMODE=UP")),  
24 +         Subsignal("right", Pins("F2"), Misc("PULLMODE=UP")),
```

<> Code

! Issues 21

🔗 Pull requests 3

▶ Actions

📁 Projects 0

📖 Wiki

🛡 Security

📊 Insights

add 32MB SDRAM for hadbadge #97

🔗 Merged

enjoy-digital merged 1 commit into [enjoy-digital:master](#) from [pdp7:master](#) 📄 21 days ago

💬 Conversation 2

🔑 Commits 1

🔍 Checks 0

📄 Files changed 1



pdp7 commented 22 days ago

Contributor

+ 😊 ⋮

Add AS4C32M8SA-7TCN 32MB SDRAM used on cartridge PCB by Jacob Creedon (@[jcreedon](#)) for the [Hackaday Supercon 2019 badge](#) which has an ECP5 FPGA.

These changes are from [a fork](#) by Michael Welling (@[mwelling](#))

In addition to @[mwelling](#), thank you to Jacob Creedon (@[jcreedon](#)), @[gregdavill](#), Tim Ansell (@[mithro](#)), and Sean Cross (@[xobs](#)) who all helped get Linux working on this badge.

KiCad design files by @[jcreedon](#) for the SDRAM cartridge are [available on GitHub](#).

There is also a [shared project](#) to order the SDRAM cartridge PCB.



add 32MB SDRAM for hadbadge #97

Changes from all commits ▾

File filter... ▾

Jump to... ▾



Review changes ▾

9 litedram/modules.py

```
@@ -190,6 +190,15 @@ class AS4C32M16(SDRAMModule):
190 190     technology_timings = _TechnologyTimings(tREFI=64e6/8192, tWTR=(2, None), tCCD=(1, None), tRRD=None)
191 191     speedgrade_timings = {"default": _SpeedgradeTimings(trp=18, trcd=18, twr=12, trfc=(None, 60), tFAW=None, tRAS=None)
192 192
193 + class AS4C32M8(SDRAMModule):
194 +     memtype = "SDR"
195 +     # geometry
196 +     nbanks = 4
197 +     nrows = 8192
198 +     ncols = 1024
199 +     # timings
200 +     technology_timings = _TechnologyTimings(tREFI=64e6/8192, tWTR=(2, None), tCCD=(1, None), tRRD=(None, 15))
201 +     speedgrade_timings = {"default": _SpeedgradeTimings(trp=20, trcd=20, twr=15, trfc=(None, 66), tFAW=None, tRAS=44)}
193 202
194 203     # DDR -----
195 204
```



optimize performance on Hackaday Badge #35

pdp7 opened this issue 17 days ago · 7 comments



pdp7 commented 15 days ago • edited ▼

Contributor

Author



@enjoy-digital WOW! much faster! It gets to login in 28 seconds (previous version was 258 seconds).

Recording:

<https://asciinema.org/a/Pcm3vd1BEdeKY9srYX6MsNfCE>

Text:

```
pdp7@x1:~/dev/enjoy/linux-on-litex-vexriscv$ lxterm --images=images.json /dev
[LXTERM] Starting....
```

```
lBIOS CRC passed (561ab1e2)
```

```
Migen git sha1: 063188e
```

```
LiteX git sha1: -----
```

```
--===== SoC =====
```

```
CPU:      VexRiscv @ 48MHz
```

```
ROM:      32KB
```

```
SPRAM:    4KB
```

Showing **1 changed file** with **5 additions** and **3 deletions**.

▼ 8 litex/soc/integration/soc_sdr.py

	@@ -26,12 +26,13 @@	class SoCSDRAM(SoCCore):
26	26	}
27	27	csr_map.update(SoCCore.csr_map)
28	28	
29	-	def __init__(self, platform, clk_freq, l2_size=8192, **kwargs):
29	+	def __init__(self, platform, clk_freq, l2_size=8192, l2_data_width=128, **kwargs):
30	30	SoCCore.__init__(self, platform, clk_freq, **kwargs)
31	31	if not self.integrated_main_ram_size:
32	32	if self.cpu_type is not None and self.csr_data_width > 32:
33	33	raise NotImplementedError("BIOS supports SDRAM initialization only for cs
34	-	self.l2_size = l2_size
34	+	self.l2_size = l2_size
35	+	self.l2_data_width = l2_data_width
35	36	
36	37	self._sdr.py = []
37	38	self._wb_sdr.py = []



Greg
@GregDavill


Now you can enjoy watching Linux boot while outside!! 😊

No PC tether required.



Open Source ECP5 FPGA boards


- [Radiona.org](https://radiona.org) ULX3S
 - 32MB SDRAM; ESP32 on board for WiFi and Bluetooth
 - Sold for \$115 on [CrowdSupply](https://crowdsupply.com) and [Mouser](https://mouser.com)



Open Source ECP5 FPGA boards


- OrangeCrab by Greg Davill

- 128MB DDR RAM; Adafruit Feather form factor
- Sold on GroupGets for \$129




Want to learn FPGAs? Try Fomu!

- Online [workshop](#) from Tim Ansell and Sean Cross
- \$50 on [CrowdSupply](#)
- Fits inside USB port!
- Learn how to use:
 - MicroPython
 - Verilog
 - LiteX



No hardware? Try Renode!

- Renode can simulate physical hardware systems including CPU, peripherals, sensors, and wired or wireless network between nodes





SiFive HiFive1

single-
node/sifive_fe310.resc



SiFive HiFive Unleashed

single-
node/hifive_unleashed.resc



Microchip PolarFire SoC
Hardware Development
Platform

single-node/polarfire-
soc.resc



Toradex Colibri T30

single-node/tegra3.resc



OpenISA VEGAboard

single-
node/vegaboard_r15cy.resc



Intel Quark SE
Microcontroller Evaluation
Kit C1000

single-
node/quark_c1000.resc



Fomu



LiteX/VexRiscv on Digilent
Arty



Xilinx ZedBoard

Trustworthy self-hosted computer

- **“A Trustworthy, Free (Libre), Linux Capable, Self-Hosting 64bit RISC-V Computer”** by **Gabriel L. Somlo**
 - “My goal is to build a Free/OpenSource computer from the ground up, so I may completely trust that the entire hardware+software system's behavior is 100% attributable to its fully available HDL (Hardware Description Language) and Software sources”
- **Talk:** **“Toward a Trustable, Self-Hosting Computer System”**
 - Video: youtube.com/watch?v=5lhujGl_K0

Bootstrapping a Trustworthy RISC-V Cleanroom System




Host (x86/Linux):

- Use DDC to verify we have a clean C (cross-)compiler
- Build clean HDL compiler toolchain, for both x86 and rv64
- Cross-compile target rv64 OS (kernel, libraries, utilities)
- Build rv64 SoC FPGA bitstream, from HDL sources

Target (rv64/Linux):

- Boot up FPGA-based rv64 computer into cross-compiled OS
 - rv64/Linux system is *self-hosting* from this point forward!
- Natively rebuild FPGA bitstream, kernel, libraries, and applications
 - we now have a trustworthy cleanroom
 - guaranteed to “honestly” compile any imported sources (HDL and/or software)!

LiteX + Rocket 64-bit FPGA-based Linux Computer





Linux on RISC-V

with Open Hardware

Drew Fustini ([@pdp7](https://pdp7.org))
<drew@beagleboard.org>