Custom Hardware Modelling for FPGAs and Embedded Linux Platforms with QEMU





John Williams, PetaLogix <john.williams@petalogix.com>

Edgar Iglesias, Axis <edgar.iglesias@gmail.com>

Embedded Linux Conference 2010 San Francisco







Who are we?

- John Williams
 - FPGA/Linux developer
 - PetaLogix founder/CEO
- Edgar Iglesias
 - Maintainer of CRIS and MicroBlaze QEMU ports
 - Software Engineer at Axis
- Why the double-act?
 - ELC 2009
 - No commercial r/ship between PetaLogix/Axis





Agenda

- FPGA-based SOC/Linux 101 (John)
- QEMU 101 (Edgar)
- MicroBlaze/QEMU (John)
- Cosimulation Case-study and technology (Edgar)
- Looking Forward (John)





FPGA-based SoC design

- An FPGA is a blank digital logic canvas
- The configuration bitstream gives the FPGA its "personality"
 - on every power cycle...
- CPUs and peripherals are just digital logic





FPGA-based SoC design

- Build the system you need
- Standard IP
 - CPU, buses, memory controllers
 - I/O
- Custom IP
 - Coprocessors
 - I/O processors





Linux and FPGAs

- Every platform is different
- Perpetual state of board-bringup?
 - No!
- Generate system description from CAD tools
 - CPU, memory, devices, ...
- Configure kernel to match this description
 - Flat device trees





Device Trees 101

```
/dts-v1/;
/ {
    device type = "memory";
         reg = < 0x9000000 0x1000000 >:
    };
    cpus {
         #cpus = <0x1>;
         microblaze_0: cpu@0 {
         };
    };
    mb_plb: plb@0 {
          compatible = "xlnx,plb-v46-1.03.a", "xlnx,plb-v46-1.00.a", "simple-bus";
          FLASH: flash@a0000000 {
         IIC EEPROM: i2c@81600000 {
               compatible = "xlnx,xps-iic-2.00.a";
               interrupt-parent = < xps intc 0>;
               interrupts = < 6 2 >;
               reg = < 0x81600000 0x10000 >;
         };
     }
```





Agenda

- FPGA-based SOC/Linux 101 (John)
- QEMU 101 (Edgar)
- MicroBlaze/QEMU (John)
- Cosimulation Case-study and technology (Edgar)
- Looking Forward (John)





"QEMU is a generic and open source machine emulator and virtualizer."





QEMU 101

- System emulation
 - Emulates a complete machine.
 - Cross run unmodified OS/Firmware.
 - Can also emulate boot-roms including different bootstrap methods.
- Linux-user emulation
 - Emulates the target processor.
 - Cross run linux programs.
 - Syscalls run natively on the host (through an argument translator).

15 Apr 2010





Builtin GDB stub

oetalogix

- Execution traces
- L1 Cache model
- Processor pipeline model
- Interrupt latency tracker
- Kcachegrind compatible statistics
- Coverage
- Track peripheral programming inefficiencies 15 Apand errors Williams & Iglesias ELC 2010





Kcachegrind

<u>F</u> ile <u>V</u> iew <u>G</u> o <u>S</u> ettings <u>H</u> elp									
Image: Constraint of the second se									
Flat <u>P</u> rofile &					default_idle				
S <u>e</u> arch:		(No Grouping)	(No Grouping)			allee Map S	ource Code		
Self	Function	Location		4	Event Type	Incl.	Self S	Short	Formula
68.6	6 🔳 (unknown)	(unknown)			Instruction Fetch	-	-	Ir	
18.6	4 memset	(unknown)			L1 Instr. Fetch Miss	-	-	Ilmr	
1.4	3 strcmp	(unknown)			Data Read Access	5.97	5.97	Dr	
1.0	8∎default_idle	(unknown)			L1 Data Read Miss	0.00	0.00	Dlmr	
0.9	5 = calibrate_delay	(unknown)			Data Write Access	0.00	0.00	Dw	
0.8	6 _ sysfs_link_sibling	(unknown)			L1 Data Write Miss	0.00	0.00	Dlmw	
0.8	5 <mark>=</mark> sysfs_find_dirent	(unknown)			insns	2.57	2.57	insns	
0.47 get_page_from_freelist (unknown)		(unknown)			insns_masked	-	- ir	nsns_masked	
0.3	7 <mark>=</mark> memmap_init_zone	(unknown)			cycles	1.08	1.08	cycles	
0.2	5 _ map_page	(unknown)			ilocks	-	-	ilocks	
0.2	2 <u> </u>	(unknown)			CPI_%	0.03	0.03	CPI_%	
0.2	0 <mark></mark> find_next_zero_bit	(unknown)	-		L1 Miss Sum	0.00	0.00	Llm=	= Ilmr + Dlmr + Dlmw
0.2	0 <u>=</u> rmqueue_smallest	(unknown)							
0.1	8 _ free_pages_bulk	(unknown)							
0.1	5 = cache_alloc_refill	(unknown)							
0.1	5 <u>=</u> get_pageblock_flags_group	(unknown)							
0.1	5 simple_strtoul	(unknown)			Destile Dest final	1 c - 14			
0.1	4 ⊒ ∨snprintf	(unknown)			Profile Part Incl.	Seir	Called	Comment	
0.1	2∎update_wall_time	(unknown)							
0.1	1 free	(unknown)							
0.1	1 _ mapin_ram	(unknown)							
0.1	1∎radi×_tree_insert	(unknown)							
0.1	0∎free_hot_cold_page	(unknown)							
0.1	0∎_alloc_pages_internal	(unknown)							





Agenda

- FPGA-based SOC/Linux 101 (John)
- QEMU 101 (Edgar)
- MicroBlaze/QEMU (John)
- Cosimulation Case-study and technology (Edgar)
- Looking Forward (John)





FPGA-based SoC simulation

- Gate/register level
 - Super accurate
 - Super slow
- Previous attempts at MicroBlaze simulators/emulators from Xilinx
 - ISS
 - VirtualPlatform





QEMU and MicroBlaze

- ELC 2009
 - John talked about Linux and FPGAs
 - Edgar talked about QEMU
 - It made so much sense!
- A month later
 - Edgar was booting MicroBlaze Linux kernels in QEMU





Device Trees (reprise)

 Historically, QEMU machine descriptions are static

"Why don't we just create the QEMU machine model from the same device tree that drives the kernel?"





Fleshing out the details

- MicroBlaze is deeply customisable
 - ALU (mul/shift/div)
 - FPU, MMU, caches
 - Exceptions
- Models for common Xilinx IP
 - Uartlite / uart16550
 - Ethernet lite, temac





This is so awesome, now what?

- Kernel debugging
 - QEMU gives instruction-by-instruction trace/register output
 - How did we end up *there*?
 - Why did this register get trashed?
 - Bug triangulation
 - Compare behaviour in QEMU vs HW
 - QEMU modelling fault?
 - HW bug?





Cool and useful?

- Kernel profiling
 - Kcachegrind output for the kernel
- MicroBlaze pipeline model still very crude
 - Relative ordering and magnitude of main offenders





QEMU - Other uses

- Kernel Stress Testing
 - Linux Test Project
- Platform testing
 - PetaLinux supports multiple HW platforms on multiple FPGA boards
 - Quickly and automatically test the main features of our BSPs
- Complements HW testing





- QEMU bundled with PetaLinux
 - Friendly wrappers for virtual network setup etc
- PetaLogix funding cleanup of useful features
 - Parallel (CFI) flash device model
- Can simulate full system boot sequence
 - From flash (including u-boot)
 - From network

oetalogix





Agenda

- FPGA-based SOC/Linux 101 (John)
- QEMU 101 (Edgar)
- MicroBlaze/QEMU (John)
- Cosimulation Case-study and technology (Edgar)
- Looking Forward (John)





Cosimulation Case Study

- AXIS Next video SoC
- Develop new peripheral/Co-Processor to accelerate and offload computationally intensive operations
- Develop software drivers early





ARTPEC Co-Processor

- Profile system (SW & HW) with QEMU
- Modified the design
- Iterated a few times until satisfied





ARTPEC Co-Processor

- Protyped HW on a tiny FPGA system
- Ported the initial C test-bench to run on the FPGA
- FPGA output onto the serial port and compare results (/bin/diff).







Co-Processor RTL

- Implemented the entire System Verilog VMM test bench against the C reference models
- Optimized RTL was later coded based on the low-level C model and the verilog FGPA prototype





Co-processor SW

- QEMU model logs and traps on programming errors.
- Randomized error conditions to test error paths
- Immediate and late interrupts to test both ends of potential race conditions
- Developing against QEMU saved a lot of time avoiding long vcs runs





Co-processor SW

- QEMU-rbus, a remote bus connection
- Implemented a VMM inspired test framework working through QEMU-rbus
- Made it possible to test unmodified SW libraries
- Complementing the verilog simulators to get more coverage





QEMU/r-bus architecture







QEMU r-bus

- Thin remote bus layer
- Sub channels used to implement DMA, interrupts or any arbitrary device communication







Agenda

- FPGA-based SOC/Linux 101 (John)
- QEMU 101 (Edgar)
- MicroBlaze/QEMU (John)
- Cosimulation Case-study and technology (Edgar)
- Looking Forward (John)





Are we there yet?

- The whole point of FPGA-based SoC is custom...
 - Architectures
 - devices/IP
- New device models written in C
 - Requires a rebuild of QEMU
 - We'd like something a bit more user-friendly





Extending QEMU

- R-bus
 - Generic remote bus protocol for connecting to models outside the main QEMU binary
- What about things we find in the device tree without a built-in model?
 - compatible="<my-device-v1.00.a>"
 - currently ignored





Extending QEMU

• Wouldn't this be better?

```
if(h=dlopen("my-device-v1.00.a.so",))
{
   /* insert magic here */
}
```





Even more magic

- C models from VHDL/Verilog?
 - GHDL, Verilator
- r-bus
 - General purpose QEMU co-simulation framework
 - Hardware in the loop





Q & A

Thank you