Power.org™ Standard for Embedded Power Architecture™ Platform Requirements (ePAPR)

Version 1.1 – 08 April 2011

Copyright © 2008, 2011 Power.org. All rights reserved.

The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. Implementation of certain elements of this document may require licenses under third party intellectual property rights, including without limitation, patent rights. Power.org and its Members are not, and shall not be held, responsible in any manner for identifying or failing to identify any or all such third party intellectual property rights.

THIS POWER.ORG SPECIFICATION PROVIDED “AS IS” AND WITHOUT ANY WARRANTY OF ANY KIND, INCLUDING, WITHOUT LIMITATION, ANY EXPRESS OR IMPLIED WARRANTY OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL POWER.ORG OR ANY MEMBER OF POWER.ORG BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, EXEMPLARY, PUNITIVE, OR CONSEQUENTIAL DAMAGES, INCLUDING, WITHOUT LIMITATION, LOST PROFITS, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:

IEEE-ISTO
445 Hoes Lane
Piscataway, NJ 08854
Attn: Power.org Board Secretary
LICENSE INFORMATION

© Copyright 2008,2011 Power.org, Inc

© Copyright Freescale Semiconductor, Inc., 2008,2011

© Copyright International Business Machines Corporation, 2008,2011

All Rights Reserved.
Table of Contents

REVISION HISTORY................................................................................................................................... 7

1 INTRODUCTION ................................................................................................................................. 8
  1.1 PURPOSE AND SCOPE................................................................................................................... 8
  1.2 RELATIONSHIP TO IEEE™ 1275 .................................................................................................. 10
  1.3 32-BIT AND 64-BIT SUPPORT .................................................................................................. 10
  1.4 REFERENCES ............................................................................................................................... 11
  1.5 DEFINITION OF TERMS............................................................................................................... 13

2 THE DEVICE TREE .......................................................................................................................... 14
  2.1 OVERVIEW .................................................................................................................................... 14
  2.2 DEVICE TREE STRUCTURE AND CONVENTIONS ........................................................................ 15
    2.2.1 Node Names ............................................................................................................................ 15
    2.2.2 Generic Names Recommendation .......................................................................................... 17
    2.2.3 Path Names ............................................................................................................................ 18
    2.2.4 Properties ................................................................................................................................ 18
  2.3 STANDARD PROPERTIES.......................................................................................................... 21
    2.3.1 compatible ............................................................................................................................... 21
    2.3.2 model .................................................................................................................................... 21
    2.3.3 phandle ................................................................................................................................... 22
    2.3.4 status ..................................................................................................................................... 23
    2.3.5 #address-cells and #size-cells .............................................................................................. 24
    2.3.6 reg ......................................................................................................................................... 25
    2.3.7 virtual-reg .............................................................................................................................. 25
    2.3.8 ranges ................................................................................................................................... 26
    2.3.9 dma-ranges ........................................................................................................................... 28
    2.3.10 name ................................................................................................................................... 29
    2.3.11 device_type .......................................................................................................................... 29
  2.4 INTERRUPTS AND INTERRUPT MAPPING .............................................................................. 30
    2.4.1 Properties for Interrupt Generating Devices ........................................................................ 32
    2.4.2 Properties for Interrupt Controllers ..................................................................................... 33
    2.4.3 Interrupt Nexus Properties .................................................................................................... 33
    2.4.4 Interrupt Mapping Example .................................................................................................. 35

3 DEVICE NODE REQUIREMENTS.................................................................................................... 37
  3.1 BASE DEVICE NODE TYPES .................................................................................................. 37
  3.2 ROOT NODE ................................................................................................................................ 37
  3.3 ALIASES NODE ........................................................................................................................ 38
  3.4 MEMORY NODE ......................................................................................................................... 39
  3.5 CHOSEN ....................................................................................................................................... 40
  3.6 CPUS NODE PROPERTIES ....................................................................................................... 41
  3.7 CPU NODE PROPERTIES .......................................................................................................... 41
    3.7.1 General Properties of CPU nodes .......................................................................................... 42
    3.7.2 TLB Properties ..................................................................................................................... 44
    3.7.3 Internal (L1) Cache Properties .............................................................................................. 45
3.7.4 Example ................................................................. 46
3.8 Multi-Level and Shared Caches .................................................. 46

4 CLIENT PROGRAM IMAGE FORMAT .................................................. 48
  4.1 Variable Address Image Format .................................................. 48
    4.1.1 ELF Basics ........................................................................ 48
    4.1.2 Boot Program Requirements .............................................. 48
    4.1.3 Client Program Requirements .......................................... 49
  4.2 Fixed Address Image Format ...................................................... 50

5 CLIENT PROGRAM BOOT REQUIREMENTS ...................................... 51
  5.1 Boot and Secondary CPUs ....................................................... 51
  5.2 Device Tree ........................................................................... 51
  5.3 Initial Mapped Areas .............................................................. 51
  5.4 CPU Entry Point Requirements ............................................... 52
    5.4.1 Boot CPU Initial Register State ....................................... 52
    5.4.2 I/O Devices State ............................................................ 53
    5.4.3 Initial I/O Mappings (I/O) ............................................... 53
    5.4.4 Boot CPU Entry Requirements: Real Mode ..................... 54
    5.4.5 Boot CPU Entry Requirements for IMAs: Book IIII-E ........ 54
  5.5 Symmetric Multiprocessing (SMP) Boot Requirements .............. 55
    5.5.1 Overview ........................................................................ 55
    5.5.2 Spin Table ....................................................................... 56
    5.5.3 Implementation-Specific Release from Reset .................... 59
    5.5.4 Timebase Synchronization ............................................... 59
  5.6 Asymmetric Configuration Considerations .................................. 59

6 DEVICE BINDINGS ................................................................. 60
  6.1 Binding Guidelines .............................................................. 60
    6.1.1 General Principles ......................................................... 60
    6.1.2 Miscellaneous Properties ............................................... 61
  6.2 Serial Devices ....................................................................... 62
    6.2.1 Serial Class Binding ....................................................... 62
    6.2.2 National Semiconductor 16450/16550 Compatible UART Requirements .................................................. 63
  6.3 Network Devices .................................................................. 63
    6.3.1 Network Class Binding .................................................... 63
    6.3.2 Ethernet Specific Considerations .................................. 64
  6.4 Open PIC Interrupt Controllers .............................................. 66
  6.5 Simple-Bus .......................................................................... 66

7 VIRTUALIZATION ................................................................. 67
  7.1 Overview ............................................................................ 67
  7.2 Hypercall Application Binary Interface (ABI) ............................ 67
  7.3 ePAPR Hypercall Token Definition ........................................ 68
  7.4 Hypercall Return Codes ........................................................ 69
  7.5 Hypervisor Node ................................................................... 70
  7.6 ePAPR Virtual Interrupt Controller Services ........................... 71
    7.6.1 Virtual Interrupt Controller Device Tree Representation .... 71
7.6.2 ePAPR Interrupt Controller Hypercalls .............................................................. 73
7.7 BYTE-CHANNEL SERVICES .................................................................................. 80
  7.7.1 Overview ........................................................................................................ 80
  7.7.2 Interrupts and Guest Device Tree Representation ........................................... 81
  7.7.3 Byte-channel Hypercalls ................................................................................. 82
7.8 INTER-PARTITION DOORBELLS .......................................................................... 84
  7.8.1 Overview ........................................................................................................ 84
  7.8.2 Doorbell Send Endpoints ................................................................................ 84
  7.8.3 Doorbell Receive Endpoints .......................................................................... 84
  7.8.4 Doorbell Hypercall ........................................................................................ 85
7.9 MSGSND ..................................................................................................................... 85
  7.9.1 EV_MSGSND ................................................................................................... 85
7.10 IDLE ............................................................................................................................ 86
  EV_IDLE ....................................................................................................................... 86
8 FLAT DEVICE TREE PHYSICAL STRUCTURE ......................................................... 87
  8.1 VERSIONING .......................................................................................................... 87
  8.2 HEADER .................................................................................................................. 88
  8.3 MEMORY RESERVATION BLOCK ........................................................................ 89
    8.3.1 Purpose ............................................................................................................ 89
    8.3.2 Format .............................................................................................................. 90
  8.4 STRUCTURE BLOCK ............................................................................................. 91
    8.4.1 Lexical structure ............................................................................................. 91
    8.4.2 Tree structure .................................................................................................. 92
  8.5 STRINGS BLOCK .................................................................................................... 93
  8.6 ALIGNMENT ............................................................................................................ 94
APPENDIX A DEVICE TREE SOURCE FORMAT (VERSION 1) .................................... 95
APPENDIX B1 EBONY DEVICE TREE ........................................................................ 97
APPENDIX B2 – MPC8572DS DEVICE TREE ............................................................. 104
Acknowledgements

The power.org Platform Architecture Technical Subcommittee would like thank the many individuals and companies that contributed to the development this specification through writing, technical discussions and reviews.

Individuals (in alphabetical order)

- Hollis Blanchard
- Dan Bouvier
- Josh Boyer
- Becky Bruce
- Dale Farnsworth
- Kumar Gala
- David Gibson
- Ben Herrenschmidt
- Dan Hettena
- Olof Johansson
- Ashish Kalra
- Grant Likely
- Jon Loeliger
- Hartmut Penner
- Tim Radzykewycz
- Heiko Schick
- Timur Tabi
- John Traill
- John True
- Matt Tyrlik
- Dave Willoughby
- Scott Wood
- Jimi Xenidis
- Stuart Yoder

Companies

- Freescale Semiconductor
- Green Hills Software
- IBM
- Montavista
- Wind River

Other Acknowledgements

Significant aspects of the ePAPR device tree are based on work done by the Open Firmware Working Group which developed bindings for IEEE-1275. We would like to acknowledge their contributions.

We would also like to acknowledge the contribution of the PowerPC Linux community that initially developed and implemented the flattened device tree concept.
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>7/23/2008</td>
<td>Initial Version</td>
</tr>
<tr>
<td>1.1</td>
<td>3/7/2011</td>
<td>Updates include: virtualization chapter, consolidated representation of cpu nodes, <code>stdin/stdout</code> properties on <code>/chosen</code>, <code>label</code> property, representation of hardware threads on cpu nodes, representation of Power ISA categories on cpu nodes, <code>mmu type</code> property, removal of some bindings, additional cpu entry requirements for threaded cpus, miscellaneous cleanup and clarifications.</td>
</tr>
</tbody>
</table>
1 Introduction

1.1 Purpose and Scope

To initialize and boot a computer system, various software components interact—firmware might perform low-level initialization of the system hardware before passing control to software such as an operating system, bootloader, or hypervisor. Bootloaders and hypervisors can, in turn, load and transfer control to operating systems. Standard, consistent interfaces and conventions facilitate the interactions between these software components. In this document the term boot program is used to generically refer to a software component that initializes the system state and executes another software component referred to as a client program. Examples of a boot programs include: firmware, bootloaders, and hypervisors. Examples of a client program include: bootloaders, hypervisors, operating systems, and special purpose programs. A piece of software (e.g. a hypervisor) may be both a client program and a boot program.

This specification, the Embedded Power Architecture Platform Requirements (ePAPR), provides a complete boot program to client program interface definition, combined with minimum system requirements that facilitate the development of a wide variety of embedded systems based on CPUs that implement the Power architecture as defined in the Power ISA™ [1].

This specification is targeted towards the requirements of embedded systems. An embedded system typically consists of system hardware, an operating system, and application software that are custom designed to perform a fixed, specific set of tasks. This is unlike general purpose computers, which are designed to be customized by a user with a variety of software and I/O devices. Other characteristics of embedded systems can include:

- a fixed set of I/O devices, possibly highly customized for the application
- a system board optimized for size and cost
- limited user interface
- resource constraints like limited memory and limited nonvolatile storage
- real-time constraints
- use of a wide variety of operating systems, including Linux, real-time operating systems, and custom or proprietary operating systems

Copyright © 2008, 2011 Power.org, Inc. All Rights Reserved.
Organization of this Document

- Chapter 1 introduces the architecture being specified by the ePAPR.
- Chapter 2 introduces the device tree concept and describes its logical structure and standard properties.
- Chapter 3 specifies the definition of a base set of device nodes required by ePAPR-compliant device trees.
- Chapter 4 specifies the ELF client program image format.
- Chapter 5 specifies the requirements for boot programs to start client programs on single and multiple CPU systems.
- Chapter 6 describes device bindings for certain classes of devices and specific device types.
- Chapter 7 describes ePAPR virtualization extensions—hypercall ABI, hypercall APIs, and device tree conventions related to virtualization.
- Chapter 8 specifies the physical structure of device trees.

Conventions Used in this Document

The word shall is used to indicate mandatory requirements strictly to be followed in order to conform to the standard and from which no deviation is permitted (shall equals is required to).

The word should is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (should equals is recommended that).

The word may is used to indicate a course of action permissible within the limits of the standard (may equals is permitted).

Examples of device tree constructs are frequently shown in Device Tree Syntax form. See Appendix A Device Tree Source Format (version 1) for an overview of this syntax.
1.2 Relationship to IEEE™ 1275

The ePAPR is loosely related to the IEEE 1275 Open Firmware standard—IEEE Standard for Boot (Initialization Configuration) Firmware: Core Requirements and Practices [2].

The original IEEE 1275 specification and its derivatives such as CHRP [10] and PAPR [16] address problems of general purpose computers, such as how a single version of an operating system can work on several different computers within the same family and the problem of loading an operating system from user-installed I/O devices.

Because of the nature of embedded systems, some of these problems faced by open, general purpose computers do not apply. Notable features of the IEEE 1275 specification that are omitted from the ePAPR include:

- Plug-in device drivers
- FCode
- The programmable Open Firmware user interface based on Forth
- FCode debugging
- Operating system debugging

What is retained from IEEE-1275 are concepts from the device tree architecture by which a boot program can describe and communicate system hardware information to client program, thus eliminating the need for the client program to have hard-coded descriptions of system hardware.

1.3 32-bit and 64-bit Support

The ePAPR supports CPUs with both 32-bit and 64-bit addressing capabilities. Where applicable, sections of the ePAPR describe any requirements or considerations for 32-bit and 64-bit addressing.
1.4 References


2. Boot (Initialization Configuration) Firmware: Core Requirements and Practices, 1994. This is the core standard (also known as IEEE 1275) that defines the device tree concept adopted by the ePAPR. It is available from Global Engineering (http://global.ihs.com/).


4. booting-without-of.txt (Ben Herrenschmidt, Becky Bruce, et al.). From the Linux kernel source tree (http://www.kernel.org/). Describes the device tree as used by the Linux kernel.


8. Open Firmware Recommended Practice: Device Support Extensions, Version 1.0, 1997. Published by the Open Firmware Working Group. (http://playground.sun.com/1275/practice/devicex/dse1_0a.html) This document describes the binding for various device types such as network, RTC, keyboard, sound, etc.


13. PCI Local Bus Specification, Revision 2.2. Published by the PCI Special Interest Group.

14. PCI Express Base Specification, Revision 1.0a. Published by the PCI Special Interest Group.


19. RFC 2119, Key words for use in RFCs to Indicate Requirement Levels
http://www.ietf.org/rfc/rfc2119.txt

1.5 Definition of Terms

- AMP. Asymmetric Multiprocessing. Computer architecture where two or more CPUs are executing different tasks. Typically, an AMP system executes different operating system images on separate CPUs.
- boot CPU. The first CPU which a boot program directs to a client program’s entry point.
- Book III-E. Embedded Environment. Section of the Power ISA defining supervisor instructions and related facilities used in embedded Power processor implementations.
- boot program. Used to generically refer to a software component that initializes the system state and executes another software component referred to as a client program. Examples of a boot programs include: firmware, bootloaders, and hypervisors. Examples of a client program include: bootloaders, hypervisors, operating systems, and special purpose programs.
- client program. Program that typically contains application or operating system software.
- cell. A unit of information consisting of 32 bits.
- DMA. Direct memory access
- DTB. Device tree blob. Compact binary representation of the device tree.
- DTC. Device tree compiler. An open source tool used to create DTB files from DTS files.
- DTS. Device tree syntax. A textual representation of a device tree consumed by the DTC. See Appendix A Device Tree Source Format (version 1).
- effective address. Memory address as computed by processor storage access or branch instruction.
- physical address. Address used by the processor to access external device, typically a memory controller. The Power ISA uses the real address when referring to a physical address.
- Power ISA. Power Instruction Set Architecture.
- interrupt specifier. A property value that describes an interrupt. Typically information that specifies an interrupt number and sensitivity and triggering mechanism is included.
- secondary CPU. CPUs other than the boot CPU that belong to the client program are considered secondary CPUs.
- SMP. Symmetric multiprocessing. A computer architecture where two or more identical CPUs can execute the same task. Typically an SMP system executes a single operating system image.
- SOC. System on a chip. A single computer chip integrating one or more CPU core as well as number of other peripherals.
- unit address. The part of a node name specifying the node’s address in the address space of the parent node.
- quiescent CPU. A quiescent CPU is in a state where it cannot interfere with the normal operation of other CPUs, nor can its state be affected by the normal operation of other running CPUs, except by an explicit method for enabling or re-enabling the quiescent CPU.
2 The Device Tree

2.1 Overview

The ePAPR specifies a construct called a device tree to describe system hardware. A boot program loads a device tree into a client program’s memory and passes a pointer to the device tree to the client.

This chapter describes the logical structure of the device tree and specifies a base set of properties for use in describing device nodes. Chapter 3 specifies certain device nodes required by an ePAPR-compliant device tree. Chapter 6 describes the ePAPR defined device bindings—the requirements for representing certain device types classes of devices. Chapter 8 describes the in-memory encoding of the device tree.

A device tree is a tree data structure with nodes that describe the devices in a system. Each node has property/value pairs that describe the characteristics of the device being represented. Each node has exactly one parent except for the root node, which has no parent.

An ePAPR-compliant device tree describes device information in a system that cannot necessarily be dynamically detected by a client program. For example, the architecture of PCI enables a client to probe and detect attached devices, and thus device tree nodes describing PCI devices might not be required. However, a device node is required to describe a PCI host bridge device in the system if it cannot be detected by probing.

Example

Figure 2-1 shows an example representation of a simple device tree that is nearly complete enough to boot a simple operating system, with the platform type, CPU, and memory described. Device nodes are shown with properties and values shown beside the node.

![Device Tree Diagram](image-url)
2.2 Device Tree Structure and Conventions

2.2.1 Node Names

2.2.1.1 Node Name Requirements

Each node in the device tree is named according to the following convention:

node-name@unit-address

The node-name component specifies the name of the node. It shall be 1 to 31 characters in length and consist solely of characters from the set of characters in Table 2-1.

Table 2-1 Characters for node names

<table>
<thead>
<tr>
<th>Character</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-9</td>
<td>digit</td>
</tr>
<tr>
<td>a-z</td>
<td>lowercase letter</td>
</tr>
<tr>
<td>A-Z</td>
<td>uppercase letter</td>
</tr>
<tr>
<td>,</td>
<td>comma</td>
</tr>
<tr>
<td>.</td>
<td>period</td>
</tr>
<tr>
<td></td>
<td>underscore</td>
</tr>
<tr>
<td>+</td>
<td>plus sign</td>
</tr>
<tr>
<td>-</td>
<td>dash</td>
</tr>
</tbody>
</table>

The node-name shall start with a lower or uppercase character and should describe the general class of device.

The unit-address component of the name is specific to the bus type on which the node sits. It consists of one or more ASCII characters from the set of characters in Table 2-1. The unit-address must match the first address specified in the reg property of the node. If the node has no reg property, the @ and unit-address must be omitted and the node-name alone differentiates the node from other nodes at the same level in the tree. The binding for a particular bus may specify additional, more specific requirements for the format of reg and the unit-address.

The root node does not have a node-name or unit-address. It is identified by a forward slash (/).
Example

See the node names examples in Figure 2-2.

In the example:
- The nodes with the name `cpu` are distinguished by their `unit-address` values of 0 and 1.
- The nodes with the name `ethernet` are distinguished by their `unit-address` values of `FE001000` and `FE002000`.

![Figure 2-2](image-url)
2.2.2 Generic Names Recommendation

The name of a node should be somewhat generic, reflecting the function of the device and not its precise programming model. If appropriate, the name should be one of the following choices:

- atm
- cache-controller
- compact-flash
- can
- crypto
- display
- dma-controller
- ethernet
- ethernet-phy
- fde
- flash
- gpio
- i2c
- ide
- interrupt-controller
- isa
- keyboard
- mdio
- memory
- memory-controller
- mouse
- nvrpm
- parallel
- pc-card
- pci
- pcie
- rtc
- sata
- scsi
- serial
- sound
- spi
- timer
- usb
- vme
- watchdog
2.2.3 Path Names

A node in the device tree can be uniquely identified by specifying the full path from the root node, through all descendant nodes, to the desired node.

The convention for specifying a device path is:

\[ \text{node-name-1} / \text{node-name-2} / \text{node-name-N} \]

For example, in Figure 2-2 the device path to cpu #1 would be:

\[ /\text{cpus}/\text{cpu@1} \]

The path to the root node is /.

A unit address may be omitted if the full path to the node is unambiguous.

If a client program encounters an ambiguous path, its behavior is undefined.

2.2.4 Properties

Each node in the device tree has properties that describe the characteristics of the node. Properties consist of a name and a value.

2.2.4.1 Property Names

Property names are strings of 1 to 31 characters from the following set of characters.

<table>
<thead>
<tr>
<th>Character</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-9</td>
<td>digit</td>
</tr>
<tr>
<td>a-z</td>
<td>lowercase letter</td>
</tr>
<tr>
<td>,</td>
<td>comma</td>
</tr>
<tr>
<td>.</td>
<td>period</td>
</tr>
<tr>
<td>_</td>
<td>underscore</td>
</tr>
<tr>
<td>+</td>
<td>plus sign</td>
</tr>
<tr>
<td>-</td>
<td>dash</td>
</tr>
<tr>
<td>?</td>
<td>question mark</td>
</tr>
<tr>
<td>#</td>
<td>hash</td>
</tr>
</tbody>
</table>

Nonstandard property names should specify a unique string prefix, such as a stock ticker symbol, identifying the name of the company or organization that defined the property. Examples:

- fsl,channel-fifo-len
- ibm,ppc-interrupt-server#s
- linux, network-index
2.2.4.2 Property Values

A property value is an array of zero or more bytes that contain information associated with the property.

Properties might have an empty value if conveying true-false information. In this case, the presence or absence of the property is sufficiently descriptive.

Table 2-3 describes the set of basic value types defined by the ePAPR.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt;empty&gt;</td>
<td>Value is empty—used for conveying true-false information, when the presence of absence of the property itself is sufficiently descriptive.</td>
</tr>
<tr>
<td>&lt;u32&gt;</td>
<td>A 32-bit integer in big-endian format. Example: the 32-bit value 0x11223344 would be represented in memory as:</td>
</tr>
<tr>
<td></td>
<td>address 11</td>
</tr>
<tr>
<td></td>
<td>address+1 22</td>
</tr>
<tr>
<td></td>
<td>address+2 33</td>
</tr>
<tr>
<td></td>
<td>address+3 44</td>
</tr>
<tr>
<td>&lt;u64&gt;</td>
<td>Represents a 64-bit integer in big-endian format. Consists of two &lt;u32&gt; values where the first value contains the most significant bits of the integer and the second value contains the least significant bits. Example: the 64-bit value 0x1122334455667788 would be represented as two cells as: &lt;0x11223344 0x55667788&gt;. The value would be represented in memory as:</td>
</tr>
<tr>
<td></td>
<td>address 11</td>
</tr>
<tr>
<td></td>
<td>address+1 22</td>
</tr>
<tr>
<td></td>
<td>address+2 33</td>
</tr>
<tr>
<td></td>
<td>address+3 44</td>
</tr>
<tr>
<td></td>
<td>address+4 55</td>
</tr>
<tr>
<td></td>
<td>address+5 66</td>
</tr>
<tr>
<td></td>
<td>address+6 77</td>
</tr>
<tr>
<td></td>
<td>address+7 88</td>
</tr>
<tr>
<td>Tag</td>
<td>Description</td>
</tr>
<tr>
<td>------------------</td>
<td>----------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| <string>         | Strings are printable and null-terminated. Example: the string “hello” would be represented in memory as:  
|                  | address 68  
|                  | address+1 65  
|                  | address+2 6C  
|                  | address+3 6C  
|                  | address+4 6F  
|                  | address+5 00  |
| <prop-encoded-array> | Format is specific to the property. See the property definition.                            |
| <phandle>        | A <u32> value. A phandle value is a way to reference another node in the device tree. Any node that can be referenced defines a phandle property with a unique <u32> value. That unique number is specified for the value of properties with a phandle value type. |
| <stringlist>     | A list of <string> values concatenated together. Example: The string list “hello”, “world” would be represented in memory as:  
|                  | address 68  
|                  | address+1 65  
|                  | address+2 6C  
|                  | address+3 6C  
|                  | address+4 6F  
|                  | address+5 00  
|                  | address+6 77  
|                  | address+7 6F  
|                  | address+8 72  
|                  | address+9 6C  
|                  | address+10 64  
|                  | address+11 00  |
### 2.3 Standard Properties

The ePAPR specifies a set of standard properties for device nodes. These properties are described in detail in this section. Device nodes defined by the ePAPR (see Chapter 3, Device Node Requirements) may specify additional requirements or constraints regarding the use of the standard properties. Device bindings (Chapter 6) that describe the representation of specific devices may also specify additional requirements.

**Note:** All examples of device tree nodes in this document use the Device Tree Source (DTS) format for specifying nodes and properties.

#### 2.3.1 compatible

**Property:** compatible  
**Value type:** <stringlist>  
**Description:**

The `compatible` property value consists of one or more strings that define the specific programming model for the device. This list of strings should be used by a client program for device driver selection. The property value consists of a concatenated list of null terminated strings, from most specific to most general. They allow a device to express its compatibility with a family of similar devices, potentially allowing a single device driver to match against several devices.

The recommended format is "manufacturer,model", where `manufacturer` is a string describing the name of the manufacturer (such as a stock ticker symbol), and `model` specifies the model number.

**Example:**

```plaintext
compatible = "fsl,mpc8641-uart", "ns16550";
```

In this example, an operating system would first try to locate a device driver that supported fsl,mpc8641-uart. If a driver was not found, it would then try to locate a driver that supported the more general ns16550 device type.

#### 2.3.2 model

**Property:** model  
**Value type:** <string>  
**Description:**

The model property value is a <string> that specifies the manufacturer’s model number of the device.

The recommended format is: "manufacturer,model", where `manufacturer` is a string describing the name of the manufacturer (such as a stock ticker symbol), and `model` specifies the model number.
Example:
```
model = “fsl,MPC8349EMITX”;
```

### 2.3.3 phandle

**Property:** phandle  
**Value type:** <u32>  
**Description:**  
The phandle property specifies a numerical identifier for a node that is unique within the device tree. The phandle property value is used by other nodes that need to refer to the node associated with the property.

Example:
```
See the following device tree excerpt:
```
```
pic@10000000 {
    phandle = <1>;
    interrupt-controller;
};
```

A phandle value of 1 is defined. Another device node could reference the pic node with a phandle value of 1:
```
interrupt-parent = <1>;
```

**Compatibility Note**

Older versions of device trees may be encountered that contain a deprecated form of this property called linux,phandle. For compatibility, a client program might want to support linux,phandle if a phandle property is not present. The meaning and use of the two properties is identical.

**Programming Note**

Most device trees in *Device Tree Syntax (DTS)* (see Appendix A) will not contain explicit phandle properties. The DTC tool automatically inserts the phandle properties when the DTS is compiled into the binary DTB format.


### 2.3.4 status

Property: *status*

Value type: `<string>`

Description:
The status property indicates the operational status of a device. Valid values are listed and defined in the following table.

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>“okay”</td>
<td>Indicates the device is operational</td>
</tr>
<tr>
<td>“disabled”</td>
<td>Indicates that the device is not presently operational, but it might become operational in the future (for example, something is not plugged in, or switched off). Refer to the device binding for details on what <em>disabled</em> means for a given device.</td>
</tr>
<tr>
<td>“fail”</td>
<td>Indicates that the device is not operational. A serious error was detected in the device, and it is unlikely to become operational without repair.</td>
</tr>
<tr>
<td>“fail-sss”</td>
<td>Indicates that the device is not operational. A serious error was detected in the device and it is unlikely to become operational without repair. The <em>sss</em> portion of the value is specific to the device and indicates the error condition detected.</td>
</tr>
</tbody>
</table>
2.3.5 #address-cells and #size-cells

Property: #address-cells, #size-cells
Value type: <u32>
Description:
The #address-cells and #size-cells properties may be used in any device node that has children in the device tree hierarchy and describes how child device nodes should be addressed. The #address-cells property defines the number of <u32> cells used to encode the address field in a child node’s reg property. The #size-cells property defines the number of <u32> cells used to encode the size field in a child node’s reg property.

The #address-cells and #size-cells properties are not inherited from ancestors in the device tree. They shall be explicitly defined.

An ePAPR-compliant boot program shall supply #address-cells and #size-cells on all nodes that have children.

If missing, a client program should assume a default value of 2 for #address-cells, and a value of 1 for #size-cells.

Example
See the device tree fragment shown in Figure 2-3.

![Figure 2-3](soc)

In Figure 2-3, the #address-cells and #size-cells properties of the soc node are both set to 1. This setting specifies that one cell is required to represent an address and one cell is required to represent the size of nodes that are children of this node.

The serial device reg property necessarily follows this specification set in the parent (soc) node—the address is represented by a single cell (0x4600), and the size is represented by a single cell (0x100).
2.3.6 reg

Property: reg
Value type: `<prop-encoded-array>` encoded as arbitrary number of (address,length) pairs.
Description:

The `reg` property describes the address of the device's resources within the address space defined by its parent bus. Most commonly this means the offsets and lengths of memory-mapped IO register blocks, but may have a different meaning on some bus types. Addresses in the address space defined by root node are cpu real addresses.

The value is a `<prop-encoded-array>`, composed of an arbitrary number of pairs of address and length, `<address length>`. The number of `<u32>` cells required to specify the address and length are bus-specific and are specified by the `#address-cells` and `#size-cells` properties in the parent of the device node. If the parent node specifies a value of 0 for `#size-cells`, the length field in the value of `reg` shall be omitted.

Example:

Suppose a device within a system-on-a-chip had two blocks of registers—a 32-byte block at offset 0x3000 in the SOC and a 256-byte block at offset 0xFE00. The `reg` property would be encoded as follows (assuming `#address-cells` and `#size-cells` values of 1):

```
reg = <0x3000 0x20 0xFE00 0x100>;
```

2.3.7 virtual-reg

Property: virtual-reg
Value type: `<u32>`
Description:

The `virtual-reg` property specifies an effective address that maps to the first physical address specified in the `reg` property of the device node. This property enables boot programs to provide client programs with virtual-to-physical mappings that have been set up.
### 2.3.8 ranges

**Property:** ranges

**Value type:** `<empty>` or `<prop-encoded-array>` encoded as arbitrary number of triplets of `(child-bus-address, parent-bus-address, length)`.

**Description:**

The `ranges` property provides a means of defining a mapping or translation between the address space of the bus (the child address space) and the address space of the bus node's parent (the parent address space).

The format of the value of the `ranges` property is an arbitrary number of triplets of `(child-bus-address, parent-bus-address, length)`.

- The `child-bus-address` is a physical address within the child bus’ address space. The number of cells to represent the address is bus dependent and can be determined from the `#address-cells of this node` (the node in which the `ranges` property appears).

- The `parent-bus-address` is a physical address within the parent bus’ address space. The number of cells to represent the parent address is bus dependent and can be determined from the `#address-cells` property of the node that defines the parent’s address space.

- The `length` specifies the size of the range in the child’s address space. The number of cells to represent the size can be determined from the `#size-cells of this node` (the node in which the `ranges` property appears).

If the property is defined with an `<empty>` value, it specifies that the parent and child address space is identical, and no address translation is required.

If the property is not present in a bus node, it is assumed that no mapping exists between children of the node and the parent address space.
See the example in Figure 2-4.

In Figure 2-4, the soc node specifies a ranges property of

\[
\text{ranges} = \langle 0x0 \text{ 0xe0000000 0x00100000} \rangle;
\]

This property value specifies that for an 1024KB range of address space, a child node addressed at physical 0x0 maps to a parent address of physical 0xe0000000. With this mapping, the serial device node can be addressed by a load or store at address 0xe0004600, an offset of 0x4600 (specified in reg) plus the 0xe0000000 mapping specified in ranges.
2.3.9 dma-ranges

Property: dma-ranges
Value type: <empty> or <prop-encoded-array> encoded as arbitrary number of triplets of (child-bus-address, parent-bus-address, length).
Description:
The dma-ranges property is used to describe the direct memory access (DMA) structure of a memory-mapped bus whose device tree parent can be accessed from DMA operations originating from the bus. It provides a means of defining a mapping or translation between the physical address space of the bus and the physical address space of the parent of the bus.

The format of the value of the dma-ranges property is an arbitrary number of triplets of (child-bus-address, parent-bus-address, length). Each triplet specified describes a contiguous DMA address range.

- The child-bus-address is a physical address within the child bus’ address space. The number of cells to represent the address depends on the bus and can be determined from the #address-cells of this node (the node in which the dma-ranges property appears).

- The parent-bus-address is a physical address within the parent bus’ address space. The number of cells to represent the parent address is bus dependent and can be determined from the #address-cells property of the node that defines the parent’s address space.

- The length specifies the size of the range in the child’s address space. The number of cells to represent the size can be determined from the #size-cells of this node (the node in which the dma-ranges property appears).
2.3.10 name

Compatibility Note

Property: name
Value type: <string>
Description:

The name property is a string specifying the name of the node. This property is deprecated, and its use is not recommended. However, it might be used in older non-ePAPR-compliant device trees.

Operating system should determine a node’s name based on the name component of the node name (see section 2.2.1).

2.3.11 device_type

Property: device_type
Value type: <string>
Description:

The device_type property was used in IEEE 1275 to describe the device’s FCode programming model. Because ePAPR does not have FCode, new use of the property is deprecated, and it should be included only on cpu and memory nodes for compatibility with IEEE 1275–derived device trees.
2.4 Interrupts and Interrupt Mapping

The ePAPR adopts the interrupt tree model of representing interrupts specified in Open Firmware Recommended Practice: Interrupt Mapping, Version 0.9 [7]. Within the device tree a logical interrupt tree exists that represents the hierarchy and routing of interrupts in the platform hardware. While generically referred to as an interrupt tree it is more technically a directed acyclic graph.

The physical wiring of an interrupt source to an interrupt controller is represented in the device tree with the interrupt-parent property. Nodes that represent interrupt-generating devices contain an interrupt-parent property which has a phandle value that points to the device to which the device's interrupts are routed, typically an interrupt controller. If an interrupt-generating device does not have an interrupt-parent property, its interrupt parent is assumed to be its device tree parent.

Each interrupt generating device contains an interrupts property with a value describing one or more interrupt sources for that device—each source represented with information called an interrupt specifier. The format and meaning of an interrupt specifier is interrupt domain specific, i.e., it is dependent on properties on the node at the root of its interrupt domain. The #interrupt-cells property is used by the root of an interrupt domain to define the number of <u32> values needed to encode an interrupt specifier. For example, for an Open PIC interrupt controller, an interrupt-specifier takes two 32-bit values and consists of an interrupt number and level/sense information for the interrupt.

An interrupt domain is the context in which an interrupt specifier is interpreted. The root of the domain is either (1) an interrupt controller or (2) an interrupt nexus.

1. An interrupt controller is physical device and will need a driver to handle interrupts routed through it. It may also cascade into another interrupt domain. An interrupt controller is specified by the presence of an interrupt-controller property on that node in the device tree.

2. An interrupt nexus defines a translation between one interrupt domain and another. The translation is based on both domain-specific and bus-specific information. This translation between domains is performed with the interrupt-map property. For example, a PCI controller device node could be an interrupt nexus that defines a translation from the PCI interrupt namespace (INTA, INTB, etc.) to an interrupt controller with Interrupt Request (IRQ) numbers.

The root of the interrupt tree is determined when traversal of the interrupt tree reaches an interrupt controller node without an interrupts property and thus no explicit interrupt parent.
See Figure 2-5 for an example of a graphical representation of a device tree with interrupt parent relationships shown. Figure 2-6 shows the corresponding interrupt tree.

**Device Tree**

```
/  simple bus
 |  device1 { interrupt-parent = <&open-pic>; }
 |  device2 { interrupt-parent = <&open-pic>; }
 |  open-pic
 |    pci-host-bridge { interrupt-parent = <&open-pic>; }
 |      slot0 { interrupt-parent = <&pci-host-bridge>; }
 |      slot1 { interrupt-parent = <&pci-host-bridge>; }
 |    pci-pci bridge { interrupt-parent = <&pci-host-bridge>; }
 |      slot0 { interrupt-parent = <&pci-pci-bridge>; }
```

**Figure 2-5**

**Interrupt Tree**

```
open-pic
  device1
  device2
  PCI host bridge
  slot0
  Slot1
  PCI-PIC bridge
  slot0
```

**Figure 2-6**
In the example shown in Figure 2-5 and Figure 2-6:

- The open-pic interrupt controller is the root of the interrupt tree.
- The interrupt tree root has three children—devices that route their interrupts directly to the open-pic:
  - device1
  - device2
  - PCI bus controller
- Three interrupt domains exist—one rooted at the open-pic node, one at the PCI host bridge node, and one at the PCI-PCI bridge node.
- There are two nexus nodes— one at the PCI host bridge and one at the PCI-PCI bridge.

2.4.1 Properties for Interrupt Generating Devices

2.4.1.1 interrupts

Property: interrupts
Value type: <prop-encoded-array> encoded as arbitrary number of interrupt specifiers
Description:
The interrupts property of a device node defines the interrupt or interrupts that are generated by the device. The value of the interrupts property consists of an arbitrary number of interrupt specifiers. The format of an interrupt specifier is defined by the binding of the interrupt domain root.

Example:
A common definition of an interrupt specifier in an open PIC–compatible interrupt domain consists of two cells—an interrupt number and level/sense information. See the following example, which defines a single interrupt specifier, with an interrupt number of 0xA and level/sense encoding of 8.

    interrupts = <0xA 8>;

2.4.1.2 interrupt-parent

Property: interrupt-parent
Value type: <phandle>
Description:
Because the hierarchy of the nodes in the interrupt tree might not match the device tree, the interrupt-parent property is available to make the definition of an interrupt parent explicit. The value is the phandle to the interrupt parent. If this property is missing from a device, its interrupt parent is assumed to be its device tree parent.
2.4.2 Properties for Interrupt Controllers

2.4.2.1 #interrupt-cells

Property: #interrupt-cells
Value type: <u32>
Description:
The #interrupt-cells property defines the number of cells required to encode an interrupt specifier for an interrupt domain.

2.4.2.2 interrupt-controller

Property: interrupt-controller
Value type: <empty>
Description:
The presence of an interrupt-controller property defines a node as an interrupt controller node.

2.4.3 Interrupt Nexus Properties

An interrupt nexus node shall have an #interrupt-cells property.

2.4.3.1 interrupt-map

Property: interrupt-map
Value type: <prop-encoded-array> encoded as an arbitrary number of interrupt mapping entries.
Description:
An interrupt-map is a property on a nexus node that bridges one interrupt domain with a set of parent interrupt domains and specifies how interrupt specifiers in the child domain are mapped to their respective parent domains.

The interrupt map is a table where each row is a mapping entry consisting of five components: child unit address, child interrupt specifier, interrupt-parent, parent unit address, parent interrupt specifier.

- child unit address. The unit address of the child node being mapped. The number of 32-bit cells required to specify this is described by the #address-cells property of the bus node on which the child is located.

- child interrupt specifier. The interrupt specifier of the child node being mapped. The number of 32-bit cells required to specify this component is described by the #interrupt-cells property of this node—the nexus node containing the interrupt-map property.

- interrupt-parent. A single <phandle> value that points to the interrupt parent to which the child domain is being mapped.
• **parent unit address.** The unit address in the domain of the interrupt parent. The number of 32-bit cells required to specify this address is described by the `#address-cells` property of the node pointed to by the interrupt-parent field.

• **parent interrupt specifier.** The interrupt specifier in the parent domain. The number of 32-bit cells required to specify this component is described by the `#interrupt-cells` property of this node—the nexus node containing the `interrupt-map` property.

Lookups are performed on the interrupt mapping table by matching a unit-address/interrupt specifier pair against the child components in the `interrupt-map` property. Because some fields in the unit interrupt specifier may not be relevant, a mask is applied before the lookup is done. This mask is defined in the `interrupt-map-mask` property (see section 2.4.3.2).

**Note:** Both the child node and the interrupt parent node are required to have `#address-cells` and `#interrupt-cells` properties defined. If a unit address component is not required, `#address-cells` shall be explicitly defined to be zero.

### 2.4.3.2 interrupt-map-mask

Property: `interrupt-map-mask`

Value type: `<prop-encoded-array>` encoded as a bit mask

Description:

An `interrupt-map-mask` property is specified for a nexus node in the interrupt tree. This property specifies a mask that is applied to the incoming unit interrupt specifier being looked up in the table specified in the `interrupt-map` property.

### 2.4.3.3 #interrupts-cells

Property: `#interrupts-cells`

Value type: `<u32>`

Description:

The `#interrupts-cells` property defines the number of cells required to encode an interrupt specifier for an interrupt domain.
### 2.4.4 Interrupt Mapping Example

Figure 2-7 shows the representation of a fragment of a device tree with a PCI bus controller and a sample interrupt map for describing the interrupt routing for two PCI slots (IDSEL 0x11,0x12). The INTA, INTB, INTC, and INTD pins for slots 1 and 2 are wired to the Open PIC interrupt controller.

- One Open PIC interrupt controller is represented and is identified as an interrupt controller with an `interrupt-controller` property.
- Each row in the interrupt-map table consists of five parts—a child unit address and interrupt specifier, which is mapped to an `interrupt-parent` node with a specified parent unit address and interrupt specifier.
For example, the first row of the interrupt-map table specifies the mapping for INTA of slot 1. The components of that row are shown in the following diagram.

<table>
<thead>
<tr>
<th>Child unit address</th>
<th>Parent interrupt specifier</th>
<th>Parent unit address</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x8800 0 0</td>
<td>open-pic</td>
<td>2 1</td>
</tr>
</tbody>
</table>

- The child unit address is <0x8800 0 0>. This value is encoded with three 32-bit cells, which is determined by the value of the `#address-cells` property (value of 3) of the PCI controller. The three cells represent the PCI address as described by the binding for the PCI bus.
  - The encoding includes the bus number (0x0 << 16), device number (0x11 << 11), and function number (0x0 << 8).
- The child interrupt specifier is <1>, which specifies INTA as described by the PCI binding. This takes one 32-bit cell as specified by the `#interrupt-cells` property (value of 1) of the PCI controller, which is the child interrupt domain.
- The interrupt parent is specified by a phandle which points to the interrupt parent of the slot, the Open PIC interrupt controller.
- The parent has no unit address because the parent interrupt domain (the open-pic node) has an `#address-cells` value of 0.
- The parent interrupt specifier is <2 1>. The number of cells to represent the interrupt specifier (two cells) is determined by the `#interrupt-cells` property on the interrupt parent, the open-pic node.
  - The value <2 1> is a value specified by the device binding for the Open PIC interrupt controller (see section 6.5). The value <2> specifies the physical interrupt source number on the interrupt controller to which INTA is wired. The value <1> specifies the level/sense encoding.
- In this example, the `interrupt-map-mask` property has a value of `<0xf800 0 0 7>`. This mask is applied to a child unit interrupt specifier before performing a lookup in the interrupt-map table.

**Example:** To perform a lookup of the open-pic interrupt source number for INTB for IDSEL 0x12 (slot 2), function 0x3, the following steps would be performed:
- The child unit address and interrupt specifier form the value `<0x9300 0 0 2>`.
  - The encoding of the address includes the bus number (0x0 << 16), device number (0x12 << 11), and function number (0x3 << 8).
  - The interrupt specifier is 2, which is the encoding for INTB as per the PCI binding.
- The `interrupt-map-mask` value `<0xf800 0 0 7>` is applied, giving a result of `<0x9000 0 0 2>`.
- That result is looked up in the `interrupt-map` table, which maps to the parent interrupt specifier `<4 1>`.
3 Device Node Requirements

3.1 Base Device Node Types

The sections that follow specify the requirements for the base set of device nodes required in an ePAPR-compliant device tree.

All device trees shall have a root node and the following nodes shall be present at the root of all device trees:

- One *cpus* node
- At least one *memory* node

3.2 Root node

The device tree has a single root node of which all other device nodes are descendants. The full path to the root node is `/`.

Properties

Table 3-1 Root node properties

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>#address-cells</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Specifies the number of &lt;u32&gt; cells to represent the address in the reg property in children of root.</td>
</tr>
<tr>
<td>#size-cells</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Specifies the number of &lt;u32&gt; cells to represent the size in the reg property in children of root.</td>
</tr>
<tr>
<td>model</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>Specifies a string that uniquely identifies the model of the system board. The recommended format is &quot;manufacturer,model-number&quot;.</td>
</tr>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;stringlist&gt;</td>
<td>Specifies a list of platform architectures with which this platform is compatible. This property can be used by operating systems in selecting platform specific code. The recommended form of the property value is: &quot;&lt;Manufacturer&gt;,&lt;Model-number&gt;&quot;. For example: compatible = &quot;fsl,mpc8572ds&quot;</td>
</tr>
<tr>
<td>epapr-version</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>This property shall contain the string: &quot;ePAPR-&lt;ePAPR version&gt;&quot; where: &lt;ePAPR version&gt; is the text (without blanks) after the word Version on the cover page of the PAPR spec that the platform adheres to. For example: epapr-version = &quot;ePAPR-1.1&quot;</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.
### 3.3 aliases node

A device tree may have an aliases node (/aliases) that defines one or more alias properties. The alias node shall be at the root of the device tree and have the node name aliases.

Each property of the /aliases node defines an alias. The property name specifies the alias name. The property value specifies the full path to a node in the device tree. For example, the property serial0 = "/simple-bus@fe000000/serial@llc500" defines the alias serial0.

Alias names shall be a lowercase text strings of 1 to 31 characters from the following set of characters.

<table>
<thead>
<tr>
<th>Character</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-9</td>
<td>digit</td>
</tr>
<tr>
<td>a-z</td>
<td>lowercase character</td>
</tr>
<tr>
<td>-</td>
<td>dash</td>
</tr>
</tbody>
</table>

An alias value is a device path and is encoded as a string. The value represents the full path to a node, but the path does not need to refer to a leaf node.

A client program may use an alias property name to refer to a full device path as all or part of its string value. A client program, when considering a string as a device path, shall detect and use the alias.

**Example:**

```plaintext
aliases {
    serial0 = "/simple-bus@fe000000/serial@llc500";
    ethernet0 = "/simple-bus@fe000000/ethernet@31c000";
}
```

Given the alias serial0, a client program can look at the /aliases node and determine the alias refers to the device path /simple-bus@fe000000/serial@llc500.
3.4 Memory node

A memory device node is required for all device trees and describes the physical memory layout for the system. If a system has multiple ranges of memory, multiple memory nodes can be created, or the ranges can be specified in the `reg` property of a single memory node.

The name component of the node name (see 2.2.1) shall be `memory`.

The client program may access memory not covered by any memory reservations (see section 8.3) using any storage attributes it chooses. However, before changing the storage attributes used to access a real page, the client program is responsible for performing actions required by the architecture and implementation, possibly including flushing the real page from the caches. The boot program is responsible for ensuring that, without taking any action associated with a change in storage attributes, the client program can safely access all memory (including memory covered by memory reservations) as WIMG = 0b001x. That is:

- not Write Through Required
- not Caching Inhibited
- Memory Coherence Required
- either not Guarded or Guarded (i.e., WIMG = 0b001x)

If the VLE storage attribute is supported, with VLE=0.

Properties

Table 3-3 Memory node properties

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>device_type</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>Value shall be &quot;memory&quot;.</td>
</tr>
<tr>
<td>reg</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Consists of an arbitrary number of address and size pairs that specify the physical address and size of the memory ranges.</td>
</tr>
<tr>
<td>initial-mapped-area</td>
<td>O</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Specifies the address and size of the Initial Mapped Area (see section 5.3). Is a prop-encoded-array consisting of a triplet of (effective address, physical address, size). The effective and physical address shall each be 64-bit (&lt;u64&gt; value), and the size shall be 32-bits (&lt;u32&gt; value).</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.

Example

Given a 64-bit Power system with the following physical memory layout:

- RAM: starting address 0x0, length 0x80000000 (2GB)
- RAM: starting address 0x100000000, length 0x100000000 (4GB)

Memory nodes could be defined as follows, assuming an `#address-cells` value of 2 and a `#size-cells` value of 2:
Example #1

```plaintext
memory@0 {
    device_type = "memory";
    reg = <0x00000000 0x00000000 0x00000000 0x80000000
           0x00000001 0x00000000 0x00000001 0x00000000>;
};
```

Example #2

```plaintext
memory@0 {
    device_type = "memory";
    reg = <0x000000000 0x000000000 0x000000000 0x800000000>;
};
memory@100000000 {
    device_type = "memory";
    reg = <0x000000001 0x000000001 0x000000001 0x000000001>;
};
```

The `reg` property is used to define the address and size of the two memory ranges. The 2 GB I/O region is skipped. Note that the `#address-cells` and `#size-cells` properties of the root node specify a value of 2, which means that two 32-bit cells are required to define the address and length for the `reg` property of the memory node.

### 3.5 Chosen

The `chosen` node does not represent a real device in the system but describes parameters chosen or specified by the system firmware at run time. It shall be a child of the root node.

The node name (see 2.2.1) shall be `chosen`.

#### Properties

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>bootargs</td>
<td>O</td>
<td>&lt;string&gt;</td>
<td>A string that specifies the boot arguments for the client program. The value could potentially be a null string if no boot arguments are required.</td>
</tr>
<tr>
<td>stdout-path</td>
<td>O</td>
<td>&lt;string&gt;</td>
<td>A string that specifies the full path to the node representing the device to be used for boot console output. If the character &quot;:&quot; is present in the value it terminates the path. The value may be an alias. If the stdin-path property is not specified, stdout-path should be assumed to define the input device.</td>
</tr>
<tr>
<td>stdin-path</td>
<td>O</td>
<td>&lt;string&gt;</td>
<td>A string that specifies the full path to the node representing the device to be used for boot console input. If the character &quot;:&quot; is present in the value it terminates the path. The value may be an alias.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.
Example

```
chosen {
    bootargs = "root=/dev/nfs rw nfsroot=192.168.1.1 console=ttyS0,115200";
};
```

Compatibility Note

Older versions of device trees may be encountered that contain a deprecated form of the `stdout-path` property called `linux,stdout-path`. For compatibility, a client program might want to support `linux,stdout-path` if a `stdout-path` property is not present. The meaning and use of the two properties is identical.

3.6 CPUS Node Properties

A `cpus` node is required for all device trees. It does not represent a real device in the system, but acts as a container for child cpu nodes which represent the systems CPUs.

The node name (see 2.2.1) shall be `cpus`.

Properties

Table 3-5 cpus node properties

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>#address-cells</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>The value specifies how many cells each element of the reg property array takes in children of this node.</td>
</tr>
<tr>
<td>#size-cells</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Value shall be 0. Specifies that no size is required in the reg property in children of this node.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.

The `cpus` node may contain properties that are common across CPU nodes. See section 3.7 for details.

For an example, see section 3.7.4.

3.7 CPU Node Properties

A `cpu` node represents a hardware execution block that is sufficiently independent that it is capable of running an operating system without interfering with other CPUs possibly running other operating systems.

Hardware threads that share an MMU would generally be represented under one `cpu` node. If other more complex CPU topographies are designed, the binding for the CPU must describe the topography (e.g. threads that don't share an MMU).
CPUs and threads are numbered through a unified number-space that should match as closely as possible the interrupt controller's numbering of CPUs/threads.

Properties that have identical values across CPU nodes may be placed in the `cpus` node instead. A client program must first examine a specific CPU node, but if an expected property is not found then it should look at the parent `cpus` node. This results in a less verbose representation of properties which are identical across all CPUs.

The node name for every cpu node (see 2.2.1) should be `cpu`.

### 3.7.1 General Properties of CPU nodes

The following table describes the general properties of CPU nodes. Some of the properties described in Table 3-6 are select standard properties with specific applicable detail.

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>device_type</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>Value shall be “cpu”.</td>
</tr>
<tr>
<td>reg</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>The value of &quot;reg&quot; is a Prop-encoded-array that defines a unique CPU/thread id for the CPU/threads represented by the CPU node.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If a CPU supports more than one thread (i.e. multiple streams of execution) the <code>reg</code> property is an array with 1 element per thread. The #address-cells on the <code>/cpus</code> node specifies how many cells each element of the array takes. Software can determine the number of threads by dividing the size of <code>reg</code> by the parent node's #address-cells.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If a CPU/thread can be the target of an external interrupt the &quot;reg&quot; property value must be a unique CPU/thread id that is addressable by the interrupt controller.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If a CPU/thread cannot be the target of an external interrupt, then &quot;reg&quot; must be unique and out of bounds of the range addressed by the interrupt controller.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If a CPU/thread's PIR is modifiable, a client program should modify PIR to match the &quot;reg&quot; property value. If PIR cannot be modified and the PIR value is distinct from the interrupt controller numberspace, the CPUs binding may define a binding-specific representation of PIR values if desired.</td>
</tr>
<tr>
<td>clock-frequency</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Specifies the current clock speed of the CPU in Hertz. The value is a Prop-encoded-array in one of two forms: 1. A 32-bit integer consisting of one <code>&lt;u32&gt;</code> specifying the frequency. 2. A 64-bit integer represented as a <code>&lt;u64&gt;</code> specifying the frequency.</td>
</tr>
<tr>
<td>timebase-frequency</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Specifies the current frequency at which the timebase and decrementer registers are updated (in Hertz). The value is a Prop-encoded-array in one of two forms: 1. A 32-bit integer consisting of one <code>&lt;u32&gt;</code> specifying the frequency. 2. A 64-bit integer represented as a <code>&lt;u64&gt;</code>.</td>
</tr>
<tr>
<td>cache-op-block-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the block size in bytes upon which cache block instructions operate (e.g., <code>dc bounce</code>). Required if different than the L1 cache block size.</td>
</tr>
<tr>
<td>reservation-granule-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the reservation granularity size supported by this processor in</td>
</tr>
<tr>
<td>Property</td>
<td>SD</td>
<td>Type</td>
<td>Description</td>
</tr>
<tr>
<td>-------------------</td>
<td>----------</td>
<td>----------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
</tbody>
</table>
| status            | SD       | <string> | A standard property describing the state of a CPU. This property shall be present for nodes representing CPUs in a symmetric multiprocessing (SMP) configuration. For a CPU node the meaning of the "okay" and "disabled" values are as follows:  
• "okay". The CPU is running.  
• "disabled". The CPU is in a quiescent state. A quiescent CPU is in a state where it cannot interfere with the normal operation of other CPUs, nor can its state be affected by the normal operation of other running CPUs, except by an explicit method for enabling or reenabling the quiescent CPU (see the enable-method property).  
In particular, a running CPU shall be able to issue broadcast TLB invalidates without affecting a quiescent CPU. Examples: A quiescent CPU could be in a spin loop, held in reset, and electrically isolated from the system bus or in another implementation dependent state.  
**Note:** See section 5.5 (Symmetric Multiprocessing (SMP) Boot Requirements) for a description of how these values are used for booting multi-CPU SMP systems. |
| enable-method     | SD       | <stringlist> | Describes the method by which a CPU in a disabled state is enabled. This property is required for CPUs with a status property with a value of "disabled". The value consists of one or more strings that define the method to release this CPU. If a client program recognizes any of the methods, it may use it. The value shall be one of the following:  
• "spin-table" The CPU is enabled with the spin table method defined in the ePAPR.  
• ":[vendor],[method]" An implementation-dependent string that describes the method by which a CPU is released from a "disabled" state. The required format is: vendor,method,. where vendor is a string describing the name of the manufacturer and method is a string describing the vendor-specific mechanism.  
Example: "fsl,MPC8572DS"  
**Note:** Other methods may be added to later revisions of the ePAPR specification. |
| cpu-release-addr  | SD       | <u64>    | The cpu-release-addr property is required for cpu nodes that have an enable-method property value of "spin-table". The value specifies the physical address of a spin table entry that releases a secondary CPU from its spin loop.  
See section 5.5.2, Spin Table or details on the structure of a spin table. |
| power-isa-version | O        | <string> | A string that specifies the numerical portion of the Power ISA version string. For example, for an implementation complying with Power ISA Version 2.06, the value of this property would be "2.06". |
| power-isa-*       | O        | <empty>  | If the power-isa-version property exists, then for each category from the Categories section of Book I of the Power ISA version indicated, the existence of a property named power-isa-[CAT], where [CAT] is the abbreviated category name with all uppercase letters converted to lowercase, indicates that the category is supported by the implementation.  
For example, if the power-isa-version property exists and its value is "2.06" and the power-isa-e.hv property exists, then the implementation supports [Category:Embedded.Hypervisor] as defined in Power ISA Version 2.06. |
**mmu-type**

O  <string>  Specifies the CPU’s MMU type.
Valid values are shown below:
"mpc8xx"
"ppc40x"
"ppc440"
"ppc476"
"power-embedded"
"powerpc-classic"
"power-server-stab"
"power-server-slb"
"none"

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.

---

**Compatibility Note**

Older versions of device trees may be encountered that contain a *bus-frequency* property on CPU nodes. For compatibility, a client-program might want to support *bus-frequency*. The format of the value is identical to that of *clock-frequency*. The recommended practice is to represent the frequency of a bus on the *bus* node using a *clock-frequency* property.

---

### 3.7.2 TLB Properties

The following properties of a *cpu* node describe the translate look-aside buffer in the processor’s MMU.

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>tlb-split</td>
<td>SD</td>
<td>&lt;empty&gt;</td>
<td>If present specifies that the TLB has a split configuration, with separate TLBs for instructions and data. If absent, specifies that the TLB has a unified configuration. Required for a CPU with a TLB in a split configuration.</td>
</tr>
<tr>
<td>tlb-size</td>
<td>SD</td>
<td>&lt;u32&gt;</td>
<td>Specifies the number of entries in the TLB. Required for a CPU with a unified TLB for instruction and data addresses.</td>
</tr>
<tr>
<td>tlb-sets</td>
<td>SD</td>
<td>&lt;u32&gt;</td>
<td>Specifies the number of associativity sets in the TLB. Required for a CPU with a unified TLB for instruction and data addresses.</td>
</tr>
<tr>
<td>d-tlb-size</td>
<td>SD</td>
<td>&lt;u32&gt;</td>
<td>Specifies the number of entries in the data TLB. Required for a CPU with a split TLB configuration.</td>
</tr>
<tr>
<td>d-tlb-sets</td>
<td>SD</td>
<td>&lt;u32&gt;</td>
<td>Specifies the number of associativity sets in the data TLB. Required for a CPU with a split TLB configuration.</td>
</tr>
<tr>
<td>i-tlb-size</td>
<td>SD</td>
<td>&lt;u32&gt;</td>
<td>Specifies the number of entries in the instruction TLB. Required for a CPU with a split TLB configuration.</td>
</tr>
<tr>
<td>i-tlb-sets</td>
<td>SD</td>
<td>&lt;u32&gt;</td>
<td>Specifies the number of associativity sets in the instruction TLB. Required for a CPU with a split TLB configuration.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.
### 3.7.3 Internal (L1) Cache Properties

The following properties of a `cpu` node describe the processor’s internal (L1) cache.

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>cache-unified</td>
<td>SD</td>
<td><code>&lt;empty&gt;</code></td>
<td>If present, specifies the cache has a unified organization. If not present, specifies that the cache has a Harvard architecture with separate caches for instructions and data.</td>
</tr>
<tr>
<td>cache-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the size in bytes of a unified cache. Required if the cache is unified (combined instructions and data).</td>
</tr>
<tr>
<td>cache-sets</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the number of associativity sets in a unified cache. Required if the cache is unified (combined instructions and data).</td>
</tr>
<tr>
<td>cache-block-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the block size in bytes of a unified cache. Required if the processor has a unified cache (combined instructions and data).</td>
</tr>
<tr>
<td>cache-line-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the line size in bytes of a unified cache, if different than the cache block size. Required if the processor has a unified cache</td>
</tr>
<tr>
<td>i-cache-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the size in bytes of the instruction cache. Required if the cpu has a separate cache for instructions.</td>
</tr>
<tr>
<td>i-cache-sets</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the number of associativity sets in the instruction cache. Required if the cpu has a separate cache for instructions.</td>
</tr>
<tr>
<td>i-cache-block-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the block size in bytes of the instruction cache. Required if the cpu has a separate cache for instructions.</td>
</tr>
<tr>
<td>i-cache-line-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the line size in bytes of the instruction cache, if different than the cache block size. Required if the cpu has a separate cache for instructions.</td>
</tr>
<tr>
<td>d-cache-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the size in bytes of the data cache. Required if the cpu has a separate cache for data.</td>
</tr>
<tr>
<td>d-cache-sets</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the number of associativity sets in the data cache. Required if the cpu has a separate cache for data.</td>
</tr>
<tr>
<td>d-cache-block-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the block size in bytes of the data cache. Required if the cpu has a separate cache for data.</td>
</tr>
<tr>
<td>d-cache-line-size</td>
<td>SD</td>
<td><code>&lt;u32&gt;</code></td>
<td>Specifies the line size in bytes of the data cache, if different than the cache block size. Required if the cpu has a separate cache for data.</td>
</tr>
<tr>
<td>next-level-cache</td>
<td>SD</td>
<td><code>&lt;phandle&gt;</code></td>
<td>If present, indicates that another level of cache exists. The value is the phandle of the next level of cache. The phandle value type is fully described in section 2.3.3.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition  
Note: All other standard properties (section 2.3) are allowed but are optional.

---

**Compatibility Note**

Older versions of device trees may be encountered that contain a deprecated form of the `next-level-cache` property called `l2-cache`. For compatibility, a client-program may wish to support `l2-cache` if a `next-level-cache` property is not present. The meaning and use of the two properties is identical.
### 3.7.4 Example

Here is an example of a `cpus` node with one child `cpu` node:

```plaintext
cpus {
    #address-cells = <1>;
    #size-cells = <0>;
    
    cpu@0 {
        device_type = "cpu";
        reg = <0>;
        d-cache-block-size = <32>; // L1 - 32 bytes
        i-cache-block-size = <32>; // L1 - 32 bytes
        d-cache-size = <0x8000>; // L1, 32K
        i-cache-size = <0x8000>; // L1, 32K
        timebase-frequency = <82500000>; // 82.5 MHz
        clock-frequency = <825000000>; // 825 MHz
    }
}
```

### 3.8 Multi-level and Shared Caches

Processors and systems may implement additional levels of cache hierarchy—for example, second-level (L2) or third-level (L3) caches. These caches can potentially be tightly integrated to the CPU or possibly shared between multiple CPUs.

A device node with a compatible value of "cache" describes these types of caches.

The cache node shall define a phandle property, and all cpu nodes or cache nodes that are associated with or share the cache each shall contain a next-level-cache property that specifies the phandle to the cache node.

A cache node may be represented under a CPU node or any other appropriate location in the device tree.

Multiple-level and shared caches are represented with the properties in Table 3-9. The L1 cache properties are described in Table 3-8.

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>A standard property. The value shall include the string &quot;cache&quot;</td>
</tr>
<tr>
<td>cache-level</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Specifies the level in the cache hierarchy. For example, a level 2 cache has a value of &lt;2&gt;</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.
Example

See the following example of a device tree representation of two CPUs, each with their own on-chip L2 and a shared L3.

cpus {
   #address-cells = <1>;
   #size-cells = <0>;

cpu@0 {
   device_type = "cpu";
   reg = <0>;
   cache-unified;
   cache-size = <0x8000>;  // L1, 32KB
   cache-block-size = <32>;
   cache-level = <2>;
   next-level-cache = <&L2_0>;  // phandle to L2

   L2_0:l2-cache {
      compatible = "cache";
      cache-unified;
      cache-size = <0x40000>;  // 256 KB
      cache-sets = <1024>;
      cache-block-size = <32>;
      cache-level = <2>;
      next-level-cache = <&L3>;  // phandle to L3
   }

   L3:l3-cache {
      compatible = "cache";
      cache-unified;
      cache-size = <0x40000>;  // 256 KB
      cache-sets = <0x400>;  // 1024
      cache-block-size = <32>;
      cache-level = <3>;
   }
};
}

cpu@1 {
   device_type = "cpu";
   reg = <0>;
   cache-unified;
   cache-block-size = <32>;
   cache-size = <0x8000>;  // L1, 32KB
   cache-line-size = <32>    // 32 bytes
   timebase-frequency = <82500000>;  // 82.5 MHz
   clock-frequency = <825000000>;  // 825 MHz
   next-level-cache = <&L2_1>;  // phandle to L2

   L2_1:l2-cache {
      compatible = "cache";
      cache-unified;
      cache-size = <0x40000>;  // 256 KB
      cache-sets = <0x400>;  // 1024
      cache-line-size = <32>    // 32 bytes
      next-level-cache = <&L3>;  // phandle to L3
   }
};
4 Client Program Image Format

This section describes the image format in which an ePAPR client is encoded in order to boot it from an ePAPR-compliant boot program. Two variants on the image format are described: variable-address images and fixed-address images. ePAPR-compliant boot programs shall support client images in the variable-address format, should support images in the fixed-address format, and may also support other formats not described in this document.

4.1 Variable Address Image Format

This ePAPR image format is a constrained form of ELF (Executable and Linking Format, see [17]) executable. That is, an ePAPR client image shall be a valid ELF file, but also has additional requirements described in the next sections.

4.1.1 ELF Basics

A variable-address client image is a 32-bit ELF client image with the following ELF header field values:

```
  e_ident[ EI_CLASS ]    ELFCLASS32 (0x1)
  e_ident[ EI_DATA ]    ELFDATA2MSB (0x2)
  e_type                ET_DYN (0x3)
  e_machine             EM_PPC (0x14)
```

That is, it is a 32-bit Power shared-object image in 2’s complement, big-endian format.

Every ePAPR image shall have at least one program header of type PT_LOAD. It may also have other valid ELF program headers. The client image shall be arranged so that all its ELF program headers lie within the first 1024 bytes of the image.

4.1.2 Boot Program Requirements

When loading a client image, the boot program need only consider ELF segments of type PT_LOAD. Other segments may be present, but should be ignored by the boot program. In particular, the boot program should not process any ELF relocations found in the client image.

4.1.2.1 Processing of PT_LOAD segments

The boot program shall load the contents of any PT_LOAD segments into RAM, and then pass control to the entry point specified in the ELF header in the manner specified in section 5.4.

Each PT_LOAD segments shall be loaded at an address decided by the boot program, subject to the following constraints.

- The load address shall be congruent with the program header’s p_paddr value, modulo with the program header’s p_align value.
• If there is more than one PT_LOAD segment, then the difference between the loaded address and the address specified in the p_paddr field shall be the same for all segments. That is, the boot program shall preserve the relative offsets between PT_LOAD segments by physical address.

The p_vaddr field is reserved to represent the effective address at which the segments will appear after the client program has performed MMU setup. The boot program should not use the program header’s p_vaddr field for determining the load address of segments.

4.1.2.2 Entry point

The program entry point is the address of the first instruction that is to be executed in a program image. The ELF header e_entry field gives the effective address of the program entry point. However, as described in section 5.4, CPU Entry Point Requirements, the client program shall be entered either in real mode or with an initial MMU mapping at effective address 0x0.

Therefore, the boot program shall compute the physical address of the entry point before entering the client program. To perform this calculation, it shall locate the program segment containing the entry point, determine the difference between e_entry and the p_vaddr of that segment, and add this difference to the physical address where the segment was loaded.

This adjusted address will be the physical address of the first client program instruction executed after the boot program jumps to the client program.

4.1.3 Client Program Requirements

The client program is entered with MMU state as described in section 5.4, CPU Entry Point Requirements. Therefore, the code at the client program’s entry point shall be prepared to execute in this environment, which may be different than the MMU environment in which most of the client program executes. The p_vaddr fields of the client’s ELF program headers will reflect this final environment, not the environment in which the entry point is executed.

The code at the entry point shall be written so that it can be executed at any address. It shall establish a suitable environment in which the remainder of the client program executes. The ePAPR does not specify its method, but the task could involve:

• Processing ELF relocations to relocate the client’s own image to its loaded address. Note that in this case the client image shall be specially linked so that the ELF relocation information, plus any data required to find that information is contained in both the loaded segments and the segments and sections set aside for relocation information.
• Processing other tables of relocation information in some format specific to the client program.
• Physically copying the client image to the address at which it prefers to execute.
• Configuring the MMU so that the client image can execute at its preferred effective address, regardless of the physical address at which it is loaded.
4.2 Fixed Address Image Format

Fixed-address client images are identical to variable-address client images except for the following changes:

- The e_type ELF header field shall have the value ET_EXEC (0x2).
- The boot program, instead of loading each PT_LOAD segment at an address of its choosing, shall load each PT_LOAD segment at the physical address given in the program header's p_paddr field. If it cannot load the segment at this address (because memory does not exist at that address or is already in use by the boot program itself), then it shall refuse to load the image and report an error condition.

The fixed-address image format is intended for use by very simple clients (such as diagnostic programs), avoiding the need for such clients to physically relocate themselves to a suitable address. Clients should in general avoid using the fixed-address format, because creating a usable fixed-address image requires knowing which physical areas will be available for client use on the platform in question.
5 Client Program Boot Requirements

5.1 Boot and Secondary CPUs

A boot cpu is the CPU on which control is transferred from the boot program to a client program. Other CPUs that belong to the client program are considered secondary CPUs.

For a partition with multiple CPUs in an SMP configuration, one CPU shall be designated as the boot cpu. The unit address of the CPU node for the boot cpu is set in the boot_cpuid_phys field of the flattened device tree header (see section 8.2, Header).

5.2 Device Tree

A boot program shall load a device tree image into the client program’s memory before transferring control to the client on the boot cpu. The logical structure of the device tree shall comply with the requirements specified in section 3.1 (Base Device Node Types). The physical structure of the device tree image shall comply with the requirements specified in chapter 8 (Flat Device Tree Physical Structure).

The loaded device tree image shall be aligned on an 8-byte boundary in the client’s memory.

5.3 Initial Mapped Areas

CPUs that implement the Power ISA Book III-E embedded environment, which run with address translation always enabled, have some unique boot requirements related to initial memory mappings. This section introduces the concept of an Initial Mapped Area (or IMA), which is applicable to Book III-E CPUs.

A client program’s IMA is a region of memory that contains the entry points for a client program. Both boot CPUs and secondary CPUs begin client program execution in an IMA. The terms Boot IMA (BIMA) and Secondary IMA (SIMA) are used to distinguish the IMAs for boot CPUs and secondary CPUs where necessary.

All IMAs have the following requirements:

1. An IMA shall be virtually and physically contiguous
2. An IMA shall start at effective address zero (0) which shall be mapped to a physical address naturally aligned to the size of the IMA.
3. The mapping shall not be invalidated except by a client program’s explicit action (i.e., not subject to broadcast invalidates from other CPUs)
4. The Translation ID (TID) field in the TLB entry or entries shall be zero.
5. The memory and cache access attributes (WIMGE) have the following requirements:
• WIMG = 001x
• E=0 (i.e., big-endian)
• VLE (if implemented) is set to 0

6. An IMA may be mapped by a TLB entry larger than the IMA size, provided the MMU guarded attribute is set (G=1)

7. An IMA may span multiple TLB entries.

Programming Note
Those CPUs with an IPROT capable TLB should use the IPROT facility to ensure requirement #3.

5.4 CPU Entry Point Requirements

This section describes the state of the processor and system when a boot program passes control to a client program.

5.4.1 Boot CPU Initial Register State

A boot CPU shall have its initial register values set as described in the following table.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
</tr>
</thead>
</table>
| MSR      | PR=0  supervisor state  
EE=0  interrupts disabled  
ME=0  machine check interrupt disabled  
IP=0  interrupt prefix-- low memory  
IR=0,DR=0  real mode (see note 1)  
IS=0,DS=0  address space 0 (see note 1)  
SF=0, CM=0, ICM=0  32-bit mode  
The state of any additional MSR bits is defined in the applicable processor supplement specification. |
| R3       | Effective address of the device tree image.  
**Note:** This address shall be 8 bytes aligned in memory. |
| R4       | 0 |
| R5       | 0 |
| R6       | ePAPR magic value—-to distinguish from non-ePAPR-compliant firmware  
• For Book III-E CPUs shall be 0x45504150  
• For non-Book III-E CPUs shall be 0x65504150 |
<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R7</td>
<td>shall be the size of the boot IMA in bytes</td>
</tr>
<tr>
<td>R8</td>
<td>0</td>
</tr>
<tr>
<td>R9</td>
<td>0</td>
</tr>
<tr>
<td>TCR</td>
<td>WRC=0, no watchdog timer reset will occur (see note 2)</td>
</tr>
<tr>
<td>other registers</td>
<td>implementation dependent</td>
</tr>
</tbody>
</table>

Note 1: Applicable only to CPUs that define these bits

Note 2: Applicable to Book III-E CPUs only

On a multi-threaded processor that supports [Category: Embedded Multi-Threading], the client program shall be entered on thread zero with the register values defined in the preceding table. All other threads shall be disabled and shall have register values set as defined in the preceding table except as follows:

- R3 shall be zero.
- R6 shall be zero.
- R7 shall be zero.
- PC shall be 0x4.

Programming Note

The boot program is expected to place a store instruction at effective address 0x0 and a branch-to-self instruction at effective address 0x4. The store instruction is expected to be used to set a shared variable indicating that the thread has reached the branch-to-self instruction and is ready to be disabled.

5.4.2 I/O Devices State

The boot program shall leave all devices with the following conditions true:

- All devices: no DMA and not interrupting
- Host bridges: responding to config cycles and passing through config cycles to children

5.4.3 Initial I/O Mappings (IIO)

A boot program might pass a client program a device tree containing device nodes with a virtual-reg property (see 2.3.7, virtual-reg). The virtual-reg property describes an Initial I/O (or IIO) mapping set up by firmware, and the value is the effective address of a device’s registers.

For Book III-E CPUs, effective to physical address mappings shall be present in the CPU’s MMU to map any IIO. An IIO has the following requirements on Book III-E CPUs:

1. An IIO shall be virtually and physically contiguous.
2. An IIO shall map the effective address in virtual-reg to the physical address at which the device appears at the point of entry.
3. An IIO shall not be invalidated except by client’s explicit action (i.e., not subject to broadcast invalidates from other partitions).

4. The Translation ID (TID) field in the TLB entry shall be zero.

5. The memory and cache access attributes (WIMGE) have the following requirements:
   - WIMG shall be suitable for accessing the device in question. Typically I=1, G=1.
   - E=0 (i.e., big-endian)

6. An IIO shall be large enough to cover all of device’s registers.

7. Multiple devices may share an IIO.

5.4.4 Boot CPU Entry Requirements: Real Mode

For real mode (i.e., non-Book III-E) CPUs, the following requirements apply at client entry for boot CPUs:

1. The CPU shall have address translation disabled at client entry (i.e., MSR[IR]=0, MSR[DR]=0).

2. All PT_LOAD segments shall be loaded into an area of memory that is appropriate for the platform.

3. The device tree shall be loaded into the an area of memory that is appropriate for the platform (with the address in r3). The device tree must not overlap any PT_LOAD segment (taking into account the \(p_{memsz}\) field in the program header which may be different than \(p_{filesz}\)).

4. r7 shall contain the size of the contiguous physical memory available to the client.

5.4.5 Boot CPU Entry Requirements for IMAs: Book III-E

For Book III-E CPUs the following requirements apply at client entry for boot CPUs:

1. The Boot IMA (BIMA) mapping in the MMU shall be mapped at effective address 0.

2. All PT_LOAD segments shall be loaded into BIMA.

3. The device tree shall be loaded into the BIMA (with the address in r3). The device tree must not overlap any PT_LOAD segment (taking into account the \(p_{memsz}\) field in the program header which may be different than \(p_{filesz}\)).

4. IIOs shall be present for all devices with a virtual-reg property
5. Other mappings may be present in Address Space (AS) 0.

6. No mappings shall be present in Address Space (AS) 1.

7. r7 shall contain the size of the BIMA.

8. The MMU mappings for the BIMA and all IIOs shall be such that the TLBs can accommodate a reasonable number of additional mappings.

Programming Notes

- A boot program might wish to select BIMA size based on client image layout in order to satisfy requirement #2
- Client can determine physical address of IMA by either of two methods:
  1. tlbxs on EA 0, then read and parse TLB entry
  2. from the optional initial-mapped-area property on a memory node

5.5 Symmetric Multiprocessing (SMP) Boot Requirements

5.5.1 Overview

For CPUs in an SMP configuration, one CPU shall be designated the boot CPU and initialized as described in section 5.4, CPU Entry Point Requirements. All other CPUs are considered secondary.

A boot program passes control to a client program on the boot CPU only. At the time the client program is started, all secondary CPUs shall in a quiescent state. A quiescent CPU is in a state where it cannot interfere with the normal operation of other CPUs, nor can its state be affected by the normal operation of other running CPUs, except by an explicit method for enabling or re-enabling the quiescent CPU. The status property of the quiescent CPU’s cpu node in the device tree shall have a value of “disabled” (see 3.7.1, General Properties of CPU nodes).

Secondary CPUs may be started using the spin table or implementation-specific mechanisms described in the following sections.
5.5.2 Spin Table

5.5.2.1 Overview

The ePAPR defines a spin table mechanism for starting secondary CPUs. The boot program places all secondary CPUs into a loop where each CPU spins until the `branch_address` field in the spin table is updated specifying that the core is released.

A spin table is a table data structure consisting of 1 entry per CPU where each entry is defined as follows:

```c
struct {
    uint64_t entry_addr;
    uint64_t r3;
    uint32_t rsvid;
    uint32_t pir;
};
```

The spin table fields are defined as follows:

- **entry_addr.** Specifies the physical address of the client entry point for the spin table code to branch to. The boot program’s spin loop must wait until the least significant bit of `entry_addr` is zero.
- **r3.** Contains the value to put in the r3 register at secondary cpu entry. The high 32-bits are ignored on 32-bit chip implementations. 64-bit chip implementations however shall load all 64-bits
- **pir.** Contains a value to load into the PIR (processor identification) register for those CPUs with writable PIR.

Before a secondary CPU enters a spin loop, the spin table fields shall be set with these initial values:

<table>
<thead>
<tr>
<th>Field</th>
<th>Initial Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>entry_addr</td>
<td>0x1</td>
</tr>
<tr>
<td>r3</td>
<td>Value of the <code>reg</code> property from the CPU node in the device tree that corresponds to this CPU.</td>
</tr>
<tr>
<td>pir</td>
<td>A valid PIR value, different on each CPU within the same partition.</td>
</tr>
</tbody>
</table>

The spin table shall be cache-line size aligned in memory.

The boot program and client program shall ensure that all virtual pages through which the spin table can be accessed have storage control attributes such that all accesses to the spin table are not Write Through Required, not Caching Inhibited, Memory Coherence Required, and either not Guarded or
Guarded (i.e., WIMG = 0b001x). Further, if the E storage attribute is supported, it shall be set to Big-Endian (E = 0), and if the VLE storage attribute is supported, it shall be set to 0.

**Programming Note**

Some older boot programs perform Caching Inhibited and not Memory Coherence Required accesses to the spin table, taking advantage of implementation-specific knowledge of the behavior of accesses to shared storage with conflicting Caching Inhibited attribute values. If compatibility with such boot programs is required, client programs should use dcbf to flush a spin table entry from the caches both before and after accessing the spin table entry.

5.5.2.2 Boot Program Requirements

The boot program shall place a spin loop and spin table into an area of memory that is appropriate for the platform. If the spin loop and table reside in a memory region belonging to a client program, the memory occupied by the loop and table shall be marked *reserved* in the device tree’s DTB memory reservation block (see section 8.3, Memory Reservation Block).

Before starting a client program on the boot cpu, the boot program shall set certain properties in the device tree passed to the client as follows:

- Each secondary CPU’s cpu node shall have a *status* property with a value of “disabled”.
- Each secondary CPU’s cpu node shall have an *enable-method* property.
- For each secondary cpu node with an *enable-method* value of “spin-table”, the cpu node shall have a *cpu-release-addr* property that describes the address of the applicable spin table entry to release the CPU.

For secondary CPUs with address translation always enabled (e.g., Book III-E), the boot program shall set up an address mapping in the secondary CPU’s MMU for the spin loop and table.

The boot program shall place a spinning CPU in a *quiescent* state where it cannot interfere with the normal operation of other CPUs, nor can its state be affected by the normal operation of other running CPUs, except by an explicit method for enabling or reenabling the quiescent CPU. (see the *enable-method* property).

Note in particular that a running CPU shall be able to issue broadcast TLB invalidations without affecting a quiescent CPU.

When a secondary CPU is released from its spin loop, its state shall be identical to the state of boot CPUs (see 5.4.1, Boot CPU Initial Register State) except as noted here:

- R3 contains the value of the $r3$ field from the spin table (only for the first thread of the CPU).
- R6 shall be 0.
- If the CPU has a programmable PIR register, the PIR shall contain the value of the $pir$ field from the spin table.
- No I/O device mappings (see 5.4.3, Initial I/O Mappings (IIO)) are required.
- For CPUs with address translation always enabled:
The Secondary IMA (SIMA) mapping (described in 5.3, Initial Mapped Areas) in the MMU shall map effective address 0 to the entry_addr field in the spin table, aligned down to the SIMA size.

- R7 shall contain the size of the SIMA.
- The SIMA shall have a minimum size of 1MiB.
- Other mappings may be present in Address Space (AS) 0.
- No mappings shall be present in Address Space (AS) 1.
- The MMU mapping for the SIMA shall be such that the TLBs can accommodate a reasonable number of additional mappings.
- The SIMA mapping shall not be affected by any actions taken by any other CPU.

For real mode (i.e., non-Book III-E) CPUs:
- The CPU shall have address translation disabled at client entry (i.e., MSR[IR]=0, MSR[DR]=0).
- R7 shall contain the size of the contiguous physical memory available to the client.

Note: Spin table entries do not need to lie in either the BIMA or SIMA.

**Programming Notes**

- A client program should physically align its secondary entry points so that the 1MiB SIMA size requirement is sufficient to ensure that enough code is in the SIMA to transfer the secondary CPU to the client’s MMU domain (which will typically involve a temporary mapping in AS1).

- Boot programs will typically need to establish the SIMA mapping after leaving the spin loop and reading the entry_addr spin table field. However, this mapping might not be necessary if, for example, the boot program always uses a SIMA that covers all RAM.

5.5.2.3 Client Program Requirements

When a client program is started on its boot CPU, it is passed a device tree that specifies all secondary CPUs that belong to the client, the state of those CPUs, and the address of the spin table entry to release each CPU.

For each secondary CPU, the physical address of the spin table entry for the CPU is specified in the device tree in the cpu node’s cpu-release-addr property. To activate a secondary CPU, the client program (running on the boot cpu) may write the pir field value, may write the r3 value, may write the most significant 32 bits of the entry_addr value, and shall write the least significant 32 bits of the entry_addr value. After the client has written the least significant 32 bits of the entry_addr field, the entry_addr field might subsequently be altered by the boot program.
5.5.3 Implementation-Specific Release from Reset

Some CPUs have implementation-specific mechanisms to hold CPUs in reset (or otherwise inhibit them from executing instructions) and can also direct CPUs to arbitrary reset vectors.

The use of implementation-specific mechanisms is permitted by the ePAPR. CPUs with this capability are indicated by an implementation-specific value in the enable-method property of a CPU node. A client program can release these types of CPUs using implementation-specific means not specified by the ePAPR.

5.5.4 Timebase Synchronization

For configurations that use the spin table method of booting secondary cores (i.e. CPU’s enable-method = “spin-table”), the boot program shall enable and synchronize the time base (TBU and TBL) across the boot and secondary CPUs.

For configurations that use implementation specific methods (see section 5.5.3) to release secondary cores, the methods must provide some means of synchronizing the time base across CPUs. The precise means to accomplish this, which steps are the responsibility of the boot program, and which are the responsibility of the client program is specified by the implementation specific method.

5.6 Asymmetric Configuration Considerations

For multiple CPUs in a partitioned or asymmetric (AMP) configuration, the ePAPR boot requirements apply independently to each domain or partition. For example, a four-CPU system could be partitioned into three domains: one SMP domain with two CPUs and two UP domains each with one CPU. Each domain could have distinct client image, device tree, boot cpu, etc.
6 Device Bindings

This chapter contains requirements, known as bindings, for how specific types and classes of devices are represented in the device tree. The compatible property of a device node describes the specific binding (or bindings) to which the node complies.

Bindings may be defined as extensions of other each. For example a new bus type could be defined as an extension of the simple-bus binding. In this case, the compatible property would contain several strings identifying each binding—from the most specific to the most general (see section 2.3.1, compatible).

6.1 Binding Guidelines

6.1.1 General Principles

When creating a new device tree representation for a device, a binding should be created that fully describes the required properties and value of the device. This set of properties shall be sufficiently descriptive to provide device drivers with needed attributes of the device.

Some recommended practices include:

1. Define a compatible string using the conventions described in section 2.3.1.

2. Use the standard properties (defined in sections 2.3 and 2.4) as applicable for the new device. This usage typically includes the reg and interrupts properties at a minimum.

3. Use the conventions specified in section 6 (Device Bindings) if the new device fits into one the ePAPR defined device classes.

4. Use the miscellaneous property conventions specified in section 6.1.2, if applicable.

5. If new properties are needed by the binding, the recommended format for property names is: “<company>,<property-name>”, where <company> is an OUI or short unique string like a stock ticker that identifies the creator of the binding.

   Example: ibm,ppc-interrupt-server#s
### 6.1.2 Miscellaneous Properties

This section defines a list of helpful properties that might be applicable to many types of devices and device classes. They are defined here to facilitate standardization of names and usage.

#### 6.1.2.1 clock-frequency

**Property:** clock-frequency  
**Value type:** <prop-encoded-array>  
**Description:** Specifies the frequency of a clock in Hz. The value is a <prop-encoded-array> in one of two forms: 1. a 32-bit integer consisting of one <u32> specifying the frequency 2. a 64-bit integer represented as a <u64> specifying the frequency

#### 6.1.2.2 reg-shift

**Property:** reg-shift  
**Value type:** <u32>  
**Description:** The reg-shift property provides a mechanism to represent devices that are identical in most respects except for the number of bytes between registers. The reg-shift property specifies in bytes how far the discrete device registers are separated from each other. The individual register location is calculated by using following formula: “registers address” << reg-shift. If unspecified, the default value is 0.

For example, in a system where 16540 UART registers are located at addresses 0x0, 0x4, 0x8, 0xC, 0x10, 0x14, 0x18, and 0x1C, a reg-shift = <2> property would be used to specify register locations.

#### 6.1.2.3 label

**Property:** label  
**Value type:** <string>  
**Description:** The label property defines a human readable string describing a device. The binding for a given device specifies the exact meaning of the property for that device.
6.2 Serial devices

6.2.1 Serial Class Binding

The class of serial devices consists of various types of point to point serial line devices. Examples of serial line devices include the 8250 UART, 16550 UART, HDLC device, and BISYNC device. In most cases hardware compatible with the RS-232 standard fit into the serial device class.

I²C and SPI (Serial Peripheral Interface) devices shall not be represented as serial port devices because they have their own specific representation.

6.2.1.1 clock-frequency

Property: clock-frequency
Value type: <u32>
Description:
Specifies the frequency in Hertz of the baud rate generator’s input clock.
Example:
   clock-frequency = <100000000>;

6.2.1.2 current-speed

Property: current-speed
Value type: <u32>
Description:
Specifies the current speed of a serial device in bits per second. A boot program should set this property if it has initialized the serial device.
Example:
   current-speed = <115200>; # 115200 baud
6.2.2 National Semiconductor 16450/16550 Compatible UART

Requirements

Serial devices compatible to the National Semiconductor 16450/16550 UART (Universal Asynchronous Receiver Transmitter) should be represented in the device tree using following properties.

Properties

Table 6-1 ns16550 properties

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;stringlist&gt;</td>
<td>Value shall include “ns16550”</td>
</tr>
<tr>
<td>clock-frequency</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Specifies the frequency (in Hz) of the baud rate generator’s input clock</td>
</tr>
<tr>
<td>current-speed</td>
<td>OR</td>
<td>&lt;u32&gt;</td>
<td>Specifies current serial device speed in bits per second</td>
</tr>
<tr>
<td>reg</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Specifies the physical address of the registers device within the address space of the parent bus</td>
</tr>
<tr>
<td>interrupts</td>
<td>OR</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Specifies the interrupts generated by this device. The value of the interrupts property consists of one or more interrupt specifiers. The format of an interrupt specifier is defined by the binding document describing the node’s interrupt parent.</td>
</tr>
<tr>
<td>reg-shift</td>
<td>O</td>
<td>&lt;u32&gt;</td>
<td>Specifies in bytes how far the discrete device registers are separated from each other. The individual register location is calculated by using following formula: “registers address” &lt;&lt; reg-shift. If unspecified, the default value is 0.</td>
</tr>
<tr>
<td>virtual-reg</td>
<td>SD</td>
<td>&lt;u32&gt; or &lt;u64&gt;</td>
<td>See section 2.3.7. Specifies an effective address that maps to the first physical address specified in the reg property. This property is required if this device node is the system’s console.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.

6.3 Network devices

Network devices are packet oriented communication devices. Devices in this class are assumed to implement the data link layer (layer 2) of the seven-layer OSI model and use Media Access Control (MAC) addresses. Examples of network devices include Ethernet, FDDI, 802.11, and Token-Ring.

6.3.1 Network Class Binding

6.3.1.1 address-bits

Property: address-bits

Value type: <u32>

Description:

Specifies number of address bits required to address the device described by this node. This property specifies number of bits in MAC address. If unspecified, the default value is 48.

Example:

address-bits = <48>;
6.3.1.2 local-mac-address

Property: local-mac-address
Value type: <prop-encoded-array> encoded as array of hex numbers
Description:
Specifies MAC address that was assigned to the network device described by the node containing this property.
Example:
local-mac-address = [ 00 00 12 34 56 78 ];

6.3.1.3 mac-address

Property: mac-address
Value type: <prop-encoded-array> encoded as array of hex numbers
Description:
Specifies the MAC address that was last used by the boot program. This property should be used in cases where the MAC address assigned to the device by the boot program is different from the local-mac-address property. This property shall be used only if the value differs from local-mac-address property value.
Example:
mac-address = [ 0x01 0x02 0x03 0x04 0x05 0x06 ];

6.3.1.4 max-frame-size

Property: max-frame-size
Value type: <u32>
Description:
Specifies maximum packet length in bytes that the physical interface can send and receive.
Example:
max-frame-size = <1518>;

6.3.2 Ethernet specific considerations

Network devices based on the IEEE 802.3 collections of LAN standards (collectively referred to as Ethernet) may be represented in the device tree using following properties, in addition to properties specified of the network device class.
The properties listed in this section augment the properties listed in the network device class.
6.3.2.1 max-speed

Property: max-speed
Value type: <u32>
Description:
Specifies maximum speed (specified in megabits per second) supported the device.
Example:
max-speed = <1000>;

6.3.2.2 phy-connection-type

Property: phy-connection-type
Value type: <string>
Description:
Specifies interface type between the Ethernet device and a physical layer (PHY) device. The value of this property is specific to the implementation.
Recommended values are shown in the following table.

<table>
<thead>
<tr>
<th>Connection type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Media Independent Interface</td>
<td>“mii”</td>
</tr>
<tr>
<td>Reduced Media Independent Interface</td>
<td>“rmii”</td>
</tr>
<tr>
<td>Gigabit Media Independent Interface</td>
<td>“gmii”</td>
</tr>
<tr>
<td>Reduced Gigabit Media Independent Interface</td>
<td>“rgmii”</td>
</tr>
<tr>
<td>rgmii with internal delay</td>
<td>“rgmii-id”</td>
</tr>
<tr>
<td>rgmii with internal delay on TX only</td>
<td>“rgmii-txid”</td>
</tr>
<tr>
<td>rgmii with internal delay on RX only</td>
<td>“rgmii-rxid”</td>
</tr>
<tr>
<td>Ten Bit Interface</td>
<td>“tbi”</td>
</tr>
<tr>
<td>Reduced Ten Bit Interface</td>
<td>“rtbi”</td>
</tr>
<tr>
<td>Serial Media Independent Interface</td>
<td>“smii”</td>
</tr>
</tbody>
</table>

Example:
phy-connection-type = “mii”;

6.3.2.3 phy-handle

Property: phy-handle
Value type: <phandle>
Description:
Specifies a reference to a node representing a physical layer (PHY) device connected to this Ethernet device. This property is required in case where the Ethernet device is connected a physical layer device.
Example:
phy-handle = <&PHY0>;;
6.4 open PIC Interrupt Controllers

This section specifies the requirements for representing open PIC compatible interrupt controllers. An open PIC interrupt controller implements the open PIC architecture (developed jointly by AMD and Cyrix) and specified in The Open Programmable Interrupt Controller (PIC) Register Interface Specification Revision 1.2 [18].

Interrupt specifiers in an open PIC interrupt domain are encoded with two cells. The first cell defines the interrupt number. The second cell defines the sense and level information.

Sense and level information shall be encoded as follows in interrupt specifiers:

0 = low to high edge sensitive type enabled
1 = active low level sensitive type enabled
2 = active high level sensitive type enabled
3 = high to low edge sensitive type enabled

### Properties

Table 6-2 Open-pic properties

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>Value shall include “open-pic”.</td>
</tr>
<tr>
<td>reg</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Specifies the physical address of the registers device within the address space of the parent bus</td>
</tr>
<tr>
<td>interrupt-controller</td>
<td>R</td>
<td>&lt;empty&gt;</td>
<td>Specifies that this node is an interrupt controller</td>
</tr>
<tr>
<td>#interrupt-cells</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Shall be 2.</td>
</tr>
<tr>
<td>#address-cells</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Shall be 0.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.

6.5 simple-bus

System-on-a-chip processors may have an internal I/O bus that cannot be probed for devices. The devices on the bus can be accessed directly without additional configuration required. This type of bus is represented as a node with a compatible value of “simple-bus”.

### Properties

Table 6-3 Simple-bus properties

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>Value shall include simple-bus.</td>
</tr>
<tr>
<td>ranges</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>This property represents the mapping between parent address to child address spaces (see section 2.3.8, ranges).</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

Note: All other standard properties (section 2.3) are allowed but are optional.
7 Virtualization

7.1 Overview

The power.org Embedded Power Architecture Platform Requirements (ePAPR) defines virtualization standards including:

- Hypercall ABI
- Hypercall services
- Virtualization extensions to the device tree, so that guest operating systems are aware of the resources and services offered by a hypervisor

7.2 Hypercall Application Binary Interface (ABI)

An explicit invocation of the hypervisor by a guest is called a hypercall or hcall. This is performed by executing an instruction that causes an exception, in much the same way as a Unix system call is performed. One argument is a token that designates the actual function to perform. The remaining arguments and their interpretation are specific to the function of the hcall.

The hcall function depends on a modified system call (LEVEL=1) instruction which traps directly to hypervisor mode in the processor.

Summary

- The hypercall number shall be contained in r11.
- Input parameters shall be contained in r3 through r10, inclusive.
- Hypercalls shall return a success code and place this value in r3.
- Further output parameters shall be contained in r4 through r11, inclusive.
- If more data must be transferred in either direction in a single hypercall, that data must be placed into memory, and that must be specified by the hypercall API (the ABI does not define this behavior).

Table 7-1. Register Volatility

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>r0</td>
<td>Volatile</td>
</tr>
<tr>
<td>r1–r2</td>
<td>Nonvolatile</td>
</tr>
<tr>
<td>r3</td>
<td>Volatile parameter and return value for status</td>
</tr>
<tr>
<td>r4–r10</td>
<td>Volatile input and output value</td>
</tr>
<tr>
<td>r11</td>
<td>Volatile hypercall Token and output value</td>
</tr>
<tr>
<td>r12</td>
<td>Volatile</td>
</tr>
<tr>
<td>r13–r31</td>
<td>Nonvolatile</td>
</tr>
<tr>
<td>LR</td>
<td>Nonvolatile</td>
</tr>
<tr>
<td>CTR</td>
<td>Volatile</td>
</tr>
<tr>
<td>XER</td>
<td>Volatile</td>
</tr>
<tr>
<td>CR2–CR4</td>
<td>Nonvolatile</td>
</tr>
<tr>
<td>Remaining CR fields</td>
<td>Volatile</td>
</tr>
<tr>
<td>Other Registers</td>
<td>Nonvolatile</td>
</tr>
</tbody>
</table>

Contents of registers that are considered "nonvolatile" shall be preserved across hypercalls.

Copyright © 2008, 2011 Power.org, Inc. All Rights Reserved.
7.3 ePAPR Hypercall Token Definition

The ePAPR hcall ABI specifies that an hcall token identifying the hcall be placed in r11. An hcall token is 32-bits and is defined as follows:

<table>
<thead>
<tr>
<th>Vendor ID</th>
<th>Hcall token</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
</tr>
<tr>
<td>4</td>
<td>5</td>
</tr>
<tr>
<td>5</td>
<td>6</td>
</tr>
<tr>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>7</td>
<td>8</td>
</tr>
<tr>
<td>8</td>
<td>9</td>
</tr>
<tr>
<td>9</td>
<td>10</td>
</tr>
<tr>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>11</td>
<td>12</td>
</tr>
<tr>
<td>12</td>
<td>13</td>
</tr>
<tr>
<td>13</td>
<td>14</td>
</tr>
<tr>
<td>14</td>
<td>15</td>
</tr>
<tr>
<td>15</td>
<td>16</td>
</tr>
</tbody>
</table>

Bit 0 (msb) is reserved and must be zero.

The vendor ID encoding is a 15-bit value defined as specified in Table 7-2:

<table>
<thead>
<tr>
<th>Vendor ID</th>
<th>Vendor Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>reserved for private, local use</td>
</tr>
<tr>
<td>1</td>
<td>ePAPR (hcall is defined by the ePAPR)</td>
</tr>
<tr>
<td>2</td>
<td>Freescale Semiconductor</td>
</tr>
<tr>
<td>3</td>
<td>International Business Machines</td>
</tr>
<tr>
<td>4</td>
<td>Green Hills Software</td>
</tr>
<tr>
<td>5</td>
<td>Enea</td>
</tr>
<tr>
<td>6</td>
<td>Wind River Systems</td>
</tr>
<tr>
<td>7</td>
<td>Applied Micro Circuits</td>
</tr>
<tr>
<td>42</td>
<td>KVM (Kernel-based Virtual Machine)</td>
</tr>
</tbody>
</table>

The ePAPR hcall tokens values are encoded as specified in Table 7-3.

<table>
<thead>
<tr>
<th>Hypercall Token Symbolic Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>EV_BYTE_CHANNEL_SEND</td>
<td>1</td>
</tr>
<tr>
<td>EV_BYTE_CHANNEL_RECEIVE</td>
<td>2</td>
</tr>
<tr>
<td>EV_BYTE_CHANNEL_POLL</td>
<td>3</td>
</tr>
<tr>
<td>EV_INT_SET_CONFIG</td>
<td>4</td>
</tr>
<tr>
<td>EV_INT_GET_CONFIG</td>
<td>5</td>
</tr>
<tr>
<td>EV_INT_SET_MASK</td>
<td>6</td>
</tr>
<tr>
<td>EV_INT_GET_MASK</td>
<td>7</td>
</tr>
<tr>
<td>EV_INT_IACK</td>
<td>9</td>
</tr>
<tr>
<td>EV_INT_EOI</td>
<td>10</td>
</tr>
</tbody>
</table>

Table 7-2, Vendor ID encoding

Table 7-3. ePAPR Hypercall Token Definition
## Hypercall Token Symbolic Name

<table>
<thead>
<tr>
<th>Symbolic Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>EV_INT_SEND_IPI</td>
<td>11</td>
</tr>
<tr>
<td>EV_INT_SET_TASK_PRIORITY</td>
<td>12</td>
</tr>
<tr>
<td>EV_INT_GET_TASK_PRIORITY</td>
<td>13</td>
</tr>
<tr>
<td>EV_DOORBELL_SEND</td>
<td>14</td>
</tr>
<tr>
<td>EV_MSGSND</td>
<td>15</td>
</tr>
<tr>
<td>EV_IDLE</td>
<td>16</td>
</tr>
</tbody>
</table>

### 7.4 Hypercall Return Codes

Hypercalls return a status value in r3 encoded as follows:

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>15</th>
<th>16</th>
<th>32</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>Vendor ID</td>
<td>status/error-num</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Vendor specific errors are encoded by setting the vendor ID (see table 1-1). Local/private errors that are not vendor specific can be encoded by setting the L bit. The following tables defines the return codes that may be returned from hypercalls. A return code of zero indicates that the hypercall succeeded.

<table>
<thead>
<tr>
<th>Symbolic Name</th>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Success -- the operation completed successfully</td>
<td></td>
</tr>
<tr>
<td>EV_EPERM</td>
<td>1</td>
<td>Operation not permitted</td>
</tr>
<tr>
<td>EV_ENOENT</td>
<td>2</td>
<td>Entry Not Found</td>
</tr>
<tr>
<td>EV_EIO</td>
<td>3</td>
<td>I/O error occurred</td>
</tr>
<tr>
<td>EV_EAGAIN</td>
<td>4</td>
<td>The operation had insufficient resources to complete and should be retried</td>
</tr>
<tr>
<td>EV_ENOMEM</td>
<td>5</td>
<td>There was insufficient memory to complete the operation</td>
</tr>
<tr>
<td>EV_EFAULT</td>
<td>6</td>
<td>Bad guest address</td>
</tr>
<tr>
<td>EV_ENODEV</td>
<td>7</td>
<td>No such device</td>
</tr>
<tr>
<td>EV EINVAL</td>
<td>8</td>
<td>An argument supplied to the hcall was out of range or invalid</td>
</tr>
<tr>
<td>EV_INTERNAL</td>
<td>9</td>
<td>An internal error occurred</td>
</tr>
<tr>
<td>EV_CONFIG</td>
<td>10</td>
<td>A configuration error was detected</td>
</tr>
<tr>
<td>EV_INVALID_STATE</td>
<td>11</td>
<td>The object is in an invalid state</td>
</tr>
<tr>
<td>EV_UNIMPLEMENTED</td>
<td>12</td>
<td>Unimplemented hypercall</td>
</tr>
<tr>
<td>EV_BUFFER_OVERFLOW</td>
<td>13</td>
<td>Caller-supplied buffer too small</td>
</tr>
</tbody>
</table>
7.5 Hypervisor Node

Guest operating system can determine the virtualization resources available to them by looking at the /hypervisor node that will be present in the device tree passed to the guest operating system.

The name of the hypervisor node shall be “hypervisor” and it must be located at the root of the guest device tree.

The hypervisor node support the following properties:

Table 7-5. ePAPR hypervisor node

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>Must contain &quot;epapr,hypervisor-&lt;version#&gt;&quot; Where version# indicates the version of the ePAPR virtualization extensions that the hypervisor is compatible with.</td>
</tr>
<tr>
<td>hcall-instructions</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Consists of up to 4 cells that specify a sequence of Power ISA instructions used in making a hypercall. Each cell contains a Power ISA opcode. Example: hcall-instructions = &lt;0x44000022&gt; // sc level=1</td>
</tr>
<tr>
<td>guest-id</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>A hypervisor provided guest identification number that is guaranteed to be unique across all partitions.</td>
</tr>
<tr>
<td>guest-name</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>A human readable string that describes the guest</td>
</tr>
<tr>
<td>has-idle</td>
<td>SD</td>
<td>&lt;none&gt;</td>
<td>If present, the hypervisor supports the EV_IDLE hcall</td>
</tr>
<tr>
<td>has-msgsnd-hcall</td>
<td>SD</td>
<td>&lt;none&gt;</td>
<td>If present, the hypervisor supports the EV_MSGSND hcall</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition
7.6 ePAPR Virtual Interrupt Controller Services

In a virtualized implementation of the Power Architecture, interrupt controller services may be provided by a virtual interrupt controller accessed via a hypercall interface. The ePAPR virtual interrupt controller provides interrupt controller services for external interrupts.

External interrupts received by a partition can come from two sources:
- Hardware interrupts - hardware interrupts come from external interrupt lines or on-chip I/O devices
- Virtual interrupts - virtual interrupts are generated by the hypervisor as part of some hypervisor service or hypervisor-created virtual device.

Both types of interrupts are processed using the same programming model and same set of hcalls. Each interrupt source in a partition has a partition-wide unique interrupt source number. Interrupt number 0 is reserved, and indicates a spurious interrupt (see the EV_INT_IACK hcall).

<table>
<thead>
<tr>
<th>Hypercall</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EV_INT_SET_CONFIG</td>
<td>Configures an interrupt</td>
</tr>
<tr>
<td>EV_INT_GET_CONFIG</td>
<td>Returns the configuration of an interrupt</td>
</tr>
<tr>
<td>EV_INT_SET_MASK</td>
<td>Sets the mask for an interrupt</td>
</tr>
<tr>
<td>EV_INT_GET_MASK</td>
<td>Returns the mask for an interrupt</td>
</tr>
<tr>
<td>EV_INT_IACK</td>
<td>Acknowledges an interrupt</td>
</tr>
<tr>
<td>EV_INT_EOI</td>
<td>Signals the end of processing for an interrupt</td>
</tr>
<tr>
<td>EV_INT_SEND_IPI</td>
<td>Sends an interprocessor interrupt to other CPUs/threads</td>
</tr>
<tr>
<td>EV_INT_SET_TASK_PRIORITY</td>
<td>Sets the current task priority for the specified interrupt controller</td>
</tr>
<tr>
<td>EV_INT_GET_TASK_PRIORITY</td>
<td>Gets the current task priority for the specified interrupt controller</td>
</tr>
</tbody>
</table>

7.6.1 Virtual Interrupt Controller Device Tree Representation

7.6.1.1 Interrupt Controller Node

The ePAPR virtual interrupt controller is represented as a node in guest device trees with the properties as described in Table 7-11:

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>Must contain &quot;epapr,hv-pic&quot;.</td>
</tr>
<tr>
<td>hv-handle</td>
<td>O</td>
<td>&lt;u32&gt;</td>
<td>Specifies a handle to the interrupt controller. This handle may be used in hcalls that require an interrupt controller handle.</td>
</tr>
<tr>
<td>#interrupt-cells</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Must be 2</td>
</tr>
<tr>
<td>#address-cells</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Must be 0</td>
</tr>
<tr>
<td>----------------</td>
<td>---</td>
<td>-------</td>
<td>-----------</td>
</tr>
<tr>
<td>interrupt-controller</td>
<td>R</td>
<td>&lt;none&gt;</td>
<td>Property must be present to indicate that this node is an interrupt controller</td>
</tr>
<tr>
<td>priority-count</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Defines the number of priorities supported by the virtual interrupt controller. The lowest priority (least-favored) is 0.</td>
</tr>
<tr>
<td>has-task-priority</td>
<td>SD</td>
<td>&lt;none&gt;</td>
<td>If present indicates that the virtual interrupt controller supports setting the current task priority. See the EV_SET_TASK_PRIORITY hcall.</td>
</tr>
<tr>
<td>has-external-proxy</td>
<td>SD</td>
<td>&lt;none&gt;</td>
<td>If present, indicates that the hardware platform and virtual interrupt controller support the external proxy feature of the Power architecture.</td>
</tr>
<tr>
<td>no-priority</td>
<td>SD</td>
<td>&lt;none&gt;</td>
<td>If present indicates that the virtual interrupt controller does not implement the interrupt priority mechanism.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

7.6.1.2 Interrupt Specifiers

The interrupts property of interrupt children of the "epapr,hv-pic" node consists of two cells encoded as follows:

<interrupt-src-number  flags>

Where:

- interrupt-src-number specifies the interrupt source number that may be used in the hcalls to configure and manage the interrupt source
- flags describes the level-sense encoding of the interrupt, encoded as:

<table>
<thead>
<tr>
<th>Bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Polarity</td>
</tr>
<tr>
<td>0</td>
<td>Polarity is active-low or negative edge triggered.</td>
</tr>
<tr>
<td>1</td>
<td>Polarity is active-high or positive edge-triggered.</td>
</tr>
<tr>
<td>30</td>
<td>Sense</td>
</tr>
<tr>
<td>0</td>
<td>The interrupt is edge sensitive</td>
</tr>
<tr>
<td>1</td>
<td>The interrupt is level sensitive</td>
</tr>
</tbody>
</table>

Copyright © 2008, 2011 Power.org, Inc. All Rights Reserved.
7.6.1.3 IPI Representation

Interrupt specifiers for IPI interrupt send via the EV_INT_SEND_IPI hcall are represented in a node in a guest device tree as specified in Table 7-13. ePAPR IPI node properties.

Table 7-9. ePAPR IPI node properties

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;string&gt;</td>
<td>Must contain &quot;epapr,hv-pic-mpi&quot;.</td>
</tr>
<tr>
<td>interrupts</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>An array of interrupt specifiers each corresponding to the IPI channels supported by the EV_INT_SEND_IPI hcall. The interrupt specifiers are encoded as: &lt;channel-0 channel-1 ... channel-n&gt; The number of interrupt specifiers implies the number of IPI channels supported by an implementation.</td>
</tr>
<tr>
<td>interrupt-parent</td>
<td>O</td>
<td>&lt;phandle&gt;</td>
<td>Points to the interrupt parent. The interrupt specifiers of this node must be in the interrupt domain whose root is the corresponding &quot;epapr,hv-pic&quot; interrupt controller node.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

7.6.2 ePAPR Interrupt Controller Hypercalls

7.6.2.1 EV_INT_SET_CONFIG

Hypercall: EV_INT_SET_CONFIG

Description: Configures the priority, destination CPU, and level/sense for an interrupt source

Arguments:

<table>
<thead>
<tr>
<th>Argument</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>r11</td>
<td>hcall-token</td>
<td>Interrupt source number (from the interrupt specifier)</td>
</tr>
<tr>
<td>r3</td>
<td>interrupt</td>
<td>Specifies the configuration of the interrupt source. The config value is encoded as described in Table 7-12, epapr,hv-pic interrupt specifier flags encoding.</td>
</tr>
<tr>
<td>r4</td>
<td>config</td>
<td>Priority. Specifies the interrupt priority. The allowable range of priorities (lowest to highest) is described by the &quot;priority-count&quot; property on the &quot;epapr,hv-pic&quot; node. A priority value of 0 inhibits signaling of this interrupt.</td>
</tr>
<tr>
<td>r5</td>
<td>destination</td>
<td>Destination CPU. A number that identifies which CPU/thread receives the interrupt. This value matches the device tree &quot;reg&quot; property corresponding to the CPU/thread.</td>
</tr>
</tbody>
</table>

Return values:

<table>
<thead>
<tr>
<th>r3</th>
<th>Status</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Status of the hypercall</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 : the operation completed successfully</td>
<td></td>
</tr>
<tr>
<td></td>
<td>EV EINVAL : a parameter was out of range or invalid</td>
<td></td>
</tr>
</tbody>
</table>

Copyright © 2008, 2011 Power.org, Inc. All Rights Reserved.
7.6.2.2 EV_INT_GET_CONFIG

**Hypercall:** EV_INT_GET_CONFIG

**Description:** Returns the configuration of the specified interrupt

**Arguments:**

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_INT_GET_CONFIG</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>Interrupt</td>
<td>Interrupt source number (from the interrupt specifier)</td>
</tr>
</tbody>
</table>

**Return values:**

<table>
<thead>
<tr>
<th>r3</th>
<th>Status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0: the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EV EINVAL: the interrupt number was invalid</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>r4</th>
<th>config</th>
<th>Interrupt configuration. See Table 7-12, epapr,hv-pic interrupt specifier flags encoding for a description of the bit encoding of this value.</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>r5</th>
<th>priority</th>
<th>Priority. Specifies the interrupt priority. The allowable range of priorities (lowest to highest) is described by the &quot;priority-count&quot; property on the &quot;epapr,hv-pic&quot; node.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>A priority value of 0 inhibits signaling of this interrupt.</td>
</tr>
</tbody>
</table>

| r6   | destination | Destination CPU. A number that identifies which CPU/thread receives the interrupt. This value matches the device tree "reg" property corresponding to the CPU/thread. |

7.6.2.3 EV_INT_SET_MASK

**Hypercall:** EV_INT_SET_MASK

**Description:** Sets the mask for the specified interrupt source

**Arguments:**

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_INT_SET_MASK</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>interrupt</td>
<td>Interrupt source number (from the interrupt specifier)</td>
</tr>
<tr>
<td>r4</td>
<td>mask</td>
<td>Specifies whether the interrupt source is masked</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Zero: This interrupt source is enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>nonzero: This interrupt source is disabled</td>
</tr>
</tbody>
</table>

**Return values:**

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0: the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EV EINVAL: the interrupt number was invalid</td>
</tr>
</tbody>
</table>
7.6.2.4 EV_INT_GET MASK

Hypercall: EV_INT_GET MASK

Description: Returns the mask for the specified interrupt source

Arguments:

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_INT_GET_MASK</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>interrupt</td>
<td>Interrupt source number (from the interrupt specifier)</td>
</tr>
</tbody>
</table>

Return values:

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td>EV EINVAL</td>
<td>the interrupt number was invalid</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>r4</th>
<th>mask</th>
<th>Specifies whether the interrupt source is masked</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Zero: This interrupt source is enabled</td>
<td></td>
</tr>
<tr>
<td></td>
<td>nonzero: This interrupt source is disabled</td>
<td></td>
</tr>
</tbody>
</table>

7.6.2.5 EV_INT_IACK

Hypercall: EV_INT_IACK

Description: Acknowledges an interrupt. EV_INT_IACK returns the interrupt source number corresponding to the highest priority pending interrupt. EV_INT_IACK also has the side effect of negating the corresponding int output signal from the interrupt controller.

Arguments:

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_INT_IACK</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>handle</td>
<td>If zero, returns the next interrupt source number to be handled irrespective of the hieararchy or cascading of interrupt controllers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If, non-zero, specifies a handle to the interrupt controller that is the target of the acknowledge. The typical use for a non-zero handle value would be for processing interrupts with a cascaded interrupt controller, where the external proxy mechanism returned the root level interrupt source number and the guest operating system manages the cascaded controller.</td>
</tr>
</tbody>
</table>

Return values:

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>success</td>
</tr>
<tr>
<td></td>
<td>EV INVALID_STATE— the virtual interrupt controller supports external proxy mode and the invocation of FH_VMPIC_IACK call is not supported</td>
<td></td>
</tr>
</tbody>
</table>

| r4  | int-src-num  | The interrupt source number corresponding to the highest priority pending interrupt. Invoking EV_INT_IACK when no interrupt is pending returns spurious interrupt source number 0. |

Copyright © 2008, 2011 Power.org, Inc. All Rights Reserved.
7.6.2.6    EV_INT_EOI

**Hypercall:** EV_INT_EOI

**Description:** Signals the end of processing for the specified interrupt, which must be the highest priority interrupt currently in service.

An "in service" interrupt is one that has been acknowledged-- either explicitly via EV_INT_IACK or by hardware that supports Power Architecture Category: External Proxy.

**Arguments:**

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>FH_VMPIC_EOI</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>interrupt</td>
<td>Interrupt source number (from the interrupt specifier)</td>
</tr>
</tbody>
</table>

**Return values:**

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0 the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EV_INTERNAL—an error occurred</td>
</tr>
</tbody>
</table>

Note: It is the responsibility of guest software to ensure that the interrupt source specified in this hcall is the highest priority interrupt in service.
7.6.2.7 EV_INT_SEND_IPI

Hypercall: EV_INT_SEND_IPI

Description: An intra-partition interrupt mechanism that causes an external interrupt at the destination virtual CPU(s).

Arguments:

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_INT_SEND_IPI</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>A number that specifies which IPI channel to use. See the &quot;epapr,hv-pic-mpi&quot; node for information on the number of available channels.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>r3</th>
<th>ipi channel</th>
<th>Destination CPU. A number that identifies which CPU/thread receives the interrupt. This value matches the device tree &quot;reg&quot; property corresponding to the CPU/thread. A value of 0xffffffff means that an interrupt should be broadcast to all CPUs/threads.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Return values:

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0 the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EV_INTERNAL—an error occurred</td>
</tr>
</tbody>
</table>

Programming Note

ePAPR interrupt controller hypercalls are guaranteed to be atomic and to be performed in program order with respect to all processors. For storage access ordering, ePAPR interrupt controller hypercalls are treated as data accesses with respect to memory barriers.

ePAPR interrupt controller hypercalls can be ordered with respect to storage accesses by the "sync" and "mbar 0" instructions.
7.6.2.8 EV_INT_SET_TASK_PRIORITY

Hypercall: EV_INT_SET_TASK_PRIORITY

Description: Sets the current task priority for the specified interrupt controller. The current task priority is a per-virtual-cpu and per-interrupt controller attribute. Setting the task priority indicates the relative importance of the task running on the specified cpu.

The default task priority is set to the maximum priority (as specified by the "priority-count" property on the interrupt controller node). This means that the EV_INT_SET_TASK_PRIORITY hcall must be called for each cpu to enable interrupts.

The default task priority is 0.

Arguments:

<table>
<thead>
<tr>
<th>r1</th>
<th>hcall-token</th>
<th>EV_INT_SET_TASK_PRIORITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>handle</td>
<td>Handle to the interrupt controller for which the priority is to be configured.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>r4</th>
<th>task priority</th>
</tr>
</thead>
<tbody>
<tr>
<td>Indicates the threshold that individual interrupt priorities must exceed for the interrupt to be serviced.</td>
<td></td>
</tr>
</tbody>
</table>

Valid values range from 0 to the value described by the described by the priority-count property on the "epapr,hv-pic" node.

A priority value of 0 means that all interrupts except those whose priority is 0 can be serviced.

The priority-count property specifies the number of priorities supported by an interrupt controller. A priority value equal to (priority-count - 1) means that no interrupts are signaled to the specified CPU.

Return values:

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Status of the hypercall</td>
<td></td>
</tr>
<tr>
<td>0 the operation completed successfully</td>
<td></td>
</tr>
<tr>
<td>EV_INTERNAL—an error occurred</td>
<td></td>
</tr>
</tbody>
</table>
7.6.2.9  EV_INT_GET_TASK_PRIORITY

Hypercall: EV_INT_GET_TASK_PRIORITY

Description: Gets the current task priority for the specified interrupt controller.

Arguments:

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>r11</td>
<td>hcall-token</td>
<td>EV_INT_SET_TASK_PRIORITY</td>
</tr>
<tr>
<td>r3</td>
<td>handle</td>
<td>Handle to the interrupt controller for which the priority is being queried.</td>
</tr>
</tbody>
</table>

Return values:

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>status</td>
<td>Status of the hypercall</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EV_INTERNAL—an error occurred</td>
</tr>
<tr>
<td>r4</td>
<td>task priority</td>
<td>Indicates the threshold that individual interrupt priorities must exceed for the interrupt to be serviced.</td>
</tr>
</tbody>
</table>
7.7 Byte-channel Services

7.7.1 Overview

A byte-channel is a hypercall-based, interrupt-driven character-based I/O channel (similar to a UART). Hypercalls are available to send, receive, and poll a channel.

<table>
<thead>
<tr>
<th>Hypercall</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EV_BYTE_CHANNEL_SEND</td>
<td>Sends data to a byte-channel.</td>
</tr>
<tr>
<td>EV_BYTE_CHANNEL_RECEIVE</td>
<td>Receives bytes of data from a byte-channel.</td>
</tr>
<tr>
<td>EV_BYTE_CHANNEL_POLL</td>
<td>Returns the status of the byte-channel send and receive buffers</td>
</tr>
</tbody>
</table>

Copyright © 2008, 2011 Power.org, Inc. All Rights Reserved.

Page 80 of 108
7.7.2 Interrupts and Guest Device Tree Representation

Byte-channels are specified in the guest device tree as follows:

Table 7-11. Guest Device Tree

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;stringlist&gt;</td>
<td>Specifies the handle to the byte-channel. This value must be used by guest software for all byte-channel related hypercalls.</td>
</tr>
<tr>
<td>hv-handle</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Specifies the handle to the byte-channel. This value must be used by guest software for all byte-channel related hypercalls.</td>
</tr>
<tr>
<td>interrupts</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Must consist of one or two interrupt specifiers encoded as follows:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&lt;rx-interrupt-specifier [ tx-interrupt-specifier]&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If only one interrupt specifier is present, then the implementation does not support TX interrupts.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The virtual device shall generate a receive interrupt (RX) after an increase in the number of bytes available in the byte-channel's receive buffer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If implemented, the virtual device shall generate a transmit interrupt (TX) after an increase in the space available in the byte-channel's transmit buffer.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Both TX and RX interrupts shall be edge-triggered.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition
7.7.3 Byte-channel Hypercalls

The byte-channel hypercalls are nonblocking and synchronous. All hypercalls perform the requested task and return. There are no asynchronous side effects. If the request could not be completed (e.g. no space, no data) the return code of the hypercall indicates the reason the call did not complete.

7.7.3.1 EV_BYTE_CHANNEL_SEND

Hypercall: EV_BYTE_CHANNEL_SEND

Description: Sends data to a byte-channel. The maximum number of bytes that can be sent is 16.

Arguments:

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_BYTE_CHANNEL_SEND</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>handle</td>
<td>Byte-channel handle</td>
</tr>
<tr>
<td>r4</td>
<td>count</td>
<td>has count of bytes available in r5, r6, r7, and r8</td>
</tr>
<tr>
<td>r5,r6,r7,r8</td>
<td>byte string</td>
<td>The byte string starts in register r5 and proceeds toward the low order byte in register r8 for the number of characters specified in r4. The contents of all other byte locations of registers r5-r8 are undefined. Each register holds at most 4 bytes, which means on 64-bit CPUs only the low order 4 bytes of the registers are defined.</td>
</tr>
</tbody>
</table>

Return values:

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>status</td>
</tr>
<tr>
<td>r4</td>
<td>count</td>
</tr>
</tbody>
</table>

7.7.3.2 EV_BYTE_CHANNEL_RECEIVE

Hypercall: EV_BYTE_CHANNEL_RECEIVE

Description: Receives bytes of data from a byte-channel. The maximum number of bytes received is 16.

Arguments:

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_BYTE_CHANNEL_RECEIVE</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>handle</td>
<td>Byte-channel handle</td>
</tr>
<tr>
<td>r4</td>
<td>max receive</td>
<td>Specifies the maximum number of characters to receive. This value can be no larger than 16.</td>
</tr>
<tr>
<td>r4</td>
<td>receive byte count</td>
<td></td>
</tr>
</tbody>
</table>

Copyright © 2008, 2011 Power.org, Inc. All Rights Reserved.
Return values:

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td>EV_EINVAL</td>
<td>a parameter was invalid</td>
</tr>
<tr>
<td>r4</td>
<td>count</td>
<td>Count of characters available in r5, r6, r7 and r8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>A count of zero indicates no characters are available.</td>
</tr>
<tr>
<td>r5, r6, r7, r8</td>
<td>character string</td>
<td>The byte string starts in register r5 and proceeds toward the low order byte in register r8 for the number of characters specified in r4. The contents of all other byte locations of registers r5-r8 are undefined. Each register holds at most 4 bytes, which means on 64-bit CPUs only the low order 4 bytes of the registers are defined.</td>
</tr>
</tbody>
</table>

7.7.3.3 EV_BYTE_CHANNEL_POLL

Hypercall: EV_BYTE_CHANNEL_POLL

Description: returns the status of the byte-channel send and receive buffers

Arguments:

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_BYTE_CHANNEL_POLL</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Byte-channel handle</td>
</tr>
</tbody>
</table>

Return values:

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td>EV_EINVAL</td>
<td>handle was invalid</td>
</tr>
<tr>
<td>r4</td>
<td>rx count</td>
<td>Count of bytes available in the byte-channel's receive buffer.</td>
</tr>
<tr>
<td>r5</td>
<td>tx count</td>
<td>Count of space available in the byte-channel's transmit buffer.</td>
</tr>
</tbody>
</table>
7.8 Inter-partition Doorbells

7.8.1 Overview

A doorbell is an inter-partition signaling mechanism. A doorbell allows one partition to cause an interrupt in one (or possibly more) target partitions. The doorbell results in an external interrupt in the destination partition (i.e. the interrupt is gated by MSR[EE] and the exception handler specified in IVOR4 executes).

Note, doorbell interrupts may be coalesced-- if multiple senders issue a doorbell to the same receive endpoint, the receiver may see only one interrupt. If a sender issues multiple doorbells to a receiver that has interrupts disabled the receiver may only see one interrupt.

A partition is aware of the doorbells available to it through its guest device tree which contains a node for each doorbell endpoint.

7.8.2 Doorbell Send Endpoints

Doorbell send endpoints are represented in a guest device tree with the following properties:

Table 7-12. Doorbell Send Endpoints

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;stringlist&gt;</td>
<td>Must include “epapr,hv-doorbell-send-handle”</td>
</tr>
<tr>
<td>hv-handle</td>
<td>R</td>
<td>&lt;u32&gt;</td>
<td>Specifies the handle to the doorbell. This value must be used by guest software for doorbell related hypercalls.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition

7.8.3 Doorbell Receive Endpoints

Doorbell receive endpoints are represented in a guest device tree with the following properties:

Table 7-13. Doorbell Receive Endpoints

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Usage</th>
<th>Value Type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>compatible</td>
<td>R</td>
<td>&lt;stringlist&gt;</td>
<td>Must be “epapr,hv-doorbell-receive-handle”</td>
</tr>
<tr>
<td>interrupts</td>
<td>R</td>
<td>&lt;prop-encoded-array&gt;</td>
<td>Must consist of one interrupt specifier.</td>
</tr>
</tbody>
</table>

Usage legend: R=Required, O=Optional, OR=Optional but Recommended, SD=See Definition
7.8.4 Doorbell Hypercall

Hypercall: EV_DOORBELL_SEND

**Description:** Sends a doorbell signal to a partition. This causes an external interrupt in the destination partition.

**Arguments:**

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_DOORBELL_SEND</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>handle</td>
<td>Specifies the doorbell handle of the partition to signal. This handle comes from the device tree.</td>
</tr>
</tbody>
</table>

**Return values:**

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0 : the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EV EINVAL : handle was invalid</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EV_CONFIG: there was a configuration error with the doorbell</td>
</tr>
</tbody>
</table>

7.9 msgsnd

7.9.1 EV_MSGSND

Hypercall: EV_MSGSND

**Description:** Causes a "Processor Doorbell Exception" at the destination CPU(s).

When a thread takes a Processor Doorbell Interrupt, the pending Processor Doorbell Exception is cleared, regardless of how many messages caused the Processor Doorbell Exception.

A message sent by the msgsnd hypercall is ordered according to the requirements that would be imposed by the architecture if the message were sent using the "msgsnd" instruction instead. Specifically, the sending of the message is treated as a store with respect to memory barriers.

**Arguments:**

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_MSGSND</th>
</tr>
</thead>
<tbody>
<tr>
<td>r3</td>
<td>pir</td>
<td>Specifies the PIR of the destination CPU</td>
</tr>
<tr>
<td>r4</td>
<td>broadcast</td>
<td>A value of 0 specifies that the doorbell is not to be broadcast. A value of 1 specifies that the doorbell is to be broadcast to all cpus/threads in the partition regardless of the value of the PIR register and the value of the PIR argument.</td>
</tr>
</tbody>
</table>

**Return values:**

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0 : the operation completed successfully</td>
</tr>
</tbody>
</table>
7.10 Idle

**EV_IDLE**

**Hypercall:** EV_IDLE

**Description:** The EV_IDLE hcall provides a mechanism for a guest operating system to tell the hypervisor that it is idle. It is recommended that this mechanism be used by guests instead of the 'wait' instruction.

**Arguments:**

<table>
<thead>
<tr>
<th>r11</th>
<th>hcall-token</th>
<th>EV_IDLE</th>
</tr>
</thead>
</table>

**Return values:**

<table>
<thead>
<tr>
<th>r3</th>
<th>status</th>
<th>Status of the hypercall</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>the operation completed successfully</td>
</tr>
<tr>
<td></td>
<td>EV_UNIMPLEMENTED</td>
<td>the hypervisor does not implement the EV_IDLE hcall</td>
</tr>
</tbody>
</table>
8 Flat Device Tree Physical Structure

An ePAPR boot program communicates the entire device tree to the client program as a single, linear, pointerless data structure known as the flattened device tree or device tree blob.

This data structure consists of a small header (see 8.2), followed by three variable sized sections: the memory reservation block (see 8.3), the structure block (see 8.4) and the strings block (see 8.5). These should be present in the flattened device tree in that order.

Thus, the device tree structure as a whole, when loaded into memory at address, will resemble the diagram in Figure 8-1 (lower addresses are at the top of the diagram).

Figure 8-1 Device Tree Structure

The (free space) sections may not be present, though in some cases they might be required to satisfy the alignment constraints of the individual blocks (see 8.6).

8.1 Versioning

Several versions of the flattened device tree structure have been defined since the original definition of the format. Fields in the header give the version, so that the client program can determine if the device tree is encoded in a compatible format.

This document describes only version 17 of the format. ePAPR-compliant boot programs shall provide a device tree of version 17 or later, and should provide a device tree of a version that is backwards compatible with version 16. ePAPR-compliant client programs shall accept device trees of any version backwards compatible with version 17 and may accept other versions as well.
Note: The version is with respect to the binary structure of the device tree, not its content.

### 8.2 Header

The layout of the header for the device tree is defined by the following C structure. All the header fields are 32-bit integers, stored in big-endian format.

```c
struct fdt_header {
    uint32_t magic;
    uint32_t totalsize;
    uint32_t off_dt_struct;
    uint32_t off_dt_strings;
    uint32_t off_mem_rsvmap;
    uint32_t version;
    uint32_t last_comp_version;
    uint32_t boot_cpuid_phys;
    uint32_t size_dt_strings;
    uint32_t size_dt_struct;
};
```

- **magic**
  
  This field shall contain the value 0xd00dfeed (big-endian).

- **totalsize**
  
  This field shall contain the total size of the device tree data structure. This size shall encompass all sections of the structure: the header, the memory reservation block, structure block and strings block, as well as any free space gaps between the blocks or after the final block.

- **off_dt_struct**
  
  This field shall contain the offset in bytes of the structure block (see 8.4) from the beginning of the header.

- **off_dt_strings**
  
  This field shall contain the offset in bytes of the strings block (see 8.5) from the beginning of the header.

- **off_mem_rsvmap**
  
  This field shall contain the offset in bytes of the memory reservation block (see 8.3) from the beginning of the header.
• version

This field shall contain the version of the device tree data structure. The version is 17 if using
the structure as defined in this document. An ePAPR boot program may provide the device
tree of a later version, in which case this field shall contain the version number defined in
whichever later document gives the details of that version.

• last_comp_version

This field shall contain the lowest version of the device tree data structure with which the
version used is backwards compatible. So, for the structure as defined in this document
(version 17), this field shall contain 16 because version 17 is backwards compatible with
version 16, but not earlier versions. As per 8.1, an ePAPR boot program should provide a
device tree in a format which is backwards compatible with version 16, and thus this field
shall always contain 16.

• boot_cpuid_phys

This field shall contain the physical ID of the system’s boot CPU. It shall be identical to the
physical ID given in the reg property of that CPU node within the device tree.

• size_dt_strings

This field shall contain the length in bytes of the strings block section of the device tree blob.

• size_dt_struct

This field shall contain the length in bytes of the structure block section of the device tree
blob.

8.3 Memory Reservation Block

8.3.1 Purpose

The memory reservation block provides the client program with a list of areas in physical memory
which are reserved; that is, which shall not be used for general memory allocations. It is used to
protect vital data structures from being overwritten by the client program. For example, on some
systems with an IOMMU, the TCE (translation control entry) tables initialized by an ePAPR boot
program would need to be protected in this manner. Likewise, any boot program code or data used
during the client program’s runtime would need to be reserved (e.g., RTAS on Open Firmware
platforms). The ePAPR does not require the boot program to provide any such runtime components,
but it does not prohibit implementations from doing so as an extension.

More specifically, a client program shall not access memory in a reserved region unless other
information provided by the boot program explicitly indicates that it shall do so. The client program
may then access the indicated section of the reserved memory in the indicated manner. Methods by
which the boot program can indicate to the client program specific uses for reserved memory may
appear in this document, in optional extensions to it, or in platform-specific documentation.

The reserved regions supplied by a boot program may, but are not required to, encompass the device
tree blob itself. The client program shall ensure that it does not overwrite this data structure before it is
used, whether or not it is in the reserved areas.

Any memory that is declared in a memory node and is accessed by the boot program or caused to be
accessed by the boot program after client entry must be reserved. Examples of this type of access
include (e.g., speculative memory reads through a non-guarded virtual page).

**Programming Note**

This requirement is necessary because any memory that is not reserved may be accessed by the client
program with arbitrary storage attributes.

Any accesses to reserved memory by or caused by the boot program must be done as not Caching
Inhibited and Memory Coherence Required (i.e., WIMG = 0b01x), and additionally for Book III-S
implementations as not Write Through Required (i.e., WIMG = 0b001x). Further, if the VLE storage
attribute is supported, all accesses to reserved memory must be done as VLE=0.

**Programming Note**

This requirement is necessary because the client program is permitted to map memory with storage
attributes specified as not Write Through Required, not Caching Inhibited, and Memory Coherence
Required (i.e., WIMG = 0b001x), and VLE=0 where supported. The client program may use large
virtual pages that contain reserved memory. However, the client program may not modify reserved
memory, so the boot program may perform accesses to reserved memory as Write Through Required
where conflicting values for this storage attribute are architecturally permissible.

### 8.3.2 Format

The memory reservation block consists of a list of pairs of 64-bit big-endian integers, each pair being
represented by the following C structure.

```c
struct fdt_reserve_entry {
    uint64_t address;
    uint64_t size;
};
```

Each pair gives the physical address and size of a reserved memory region. These given regions shall
not overlap each other. The list of reserved blocks shall be terminated with an entry where both
address and size are equal to 0. Note that the address and size values are always 64-bit. On 32-bit
CPUs the upper 32-bits of the value are ignored.

Each uint64_t in the memory reservation block, and thus the memory reservation block as a whole,
shall be located at an 8-byte aligned offset from the beginning of the device tree blob (see 8.6)

8.4 Structure Block

The structure block describes the structure and contents of the device tree itself. It is composed of a
sequence of tokens with data, as described in 0. These are organized into a linear tree
structure, as described in 0.

Each token in the structure block, and thus the structure block itself, shall be located at a 4-byte
aligned offset from the beginning of the device tree blob (see 8.6).

8.4.1 Lexical structure

The structure block is composed of a sequence of pieces, each beginning with a token, that is, a big-
endian 32-bit integer. Some tokens are followed by extra data, the format of which is determined
by the token value. All tokens shall be aligned on a 32-bit boundary, which may require padding bytes
(with a value of 0x0) to be inserted after the previous token’s data.

The five token types are as follows:

- FDT_BEGIN_NODE (0x00000001)
  
  The FDT_BEGIN_NODE token marks the beginning of a node’s representation. It shall be
  followed by the node’s unit name as extra data. The name is stored as a null-terminated string,
  and shall include the unit address (see 2.2.1, Node Names), if any.

  The node name is followed by zeroed padding bytes, if necessary for alignment, and then the
  next token, which may be any token except FDT_END.

- FDT_END_NODE (0x00000002)
  
  The FDT_END_NODE token marks the end of a node’s representation. This token has no
  extra data; so it is followed immediately by the next token, which may be any token except
  FDT_PROP.

- FDT_PROP (0x00000003)
  
  The FDT_PROP token marks the beginning of the representation of one property in the
device tree. It shall be followed by extra data describing the property. This data consists first
of the property’s length and name represented as the following C structure:

  struct {
    uint32_t len;
    uint32_t nameoff;
  }
Both the fields in this structure are 32-bit big-endian integers.

- `len` gives the length of the property’s value in bytes (which may be zero, indicating an empty property, see 2.2.4.2, Property Values).
- `nameoff` gives an offset into the strings block (see 8.5) at which the property’s name is stored as a null-terminated string.

After this structure, the property’s value is given as a byte string of length `len`. This value is followed by zeroed padding bytes (if necessary) to align to the next 32-bit boundary and then the next token, which may be any token except FDT_END.

- FDT_NOP (0x00000004)
  
  The FDT_NOP token will be ignored by any program parsing the device tree. This token has no extra data; so it is followed immediately by the next token, which can be any valid token.
  
  A property or node definition in the tree can be overwritten with FDT_NOP tokens to remove it from the tree without needing to move other sections of the tree’s representation in the device tree blob.

- FDT_END (0x00000009)
  
  The FDT_END token marks the end of the structure block. There shall be only one FDT_END token, and it shall be the last token in the structure block. It has no extra data; so the byte immediately after the FDT_END token has offset from the beginning of the structure block equal to the value of the `size_dt_struct` field in the device tree blob header.

### 8.4.2 Tree structure

The device tree structure is represented as a linear tree: the representation of each node begins with an FDT_BEGIN_NODE token and ends with an FDT_END_NODE token. The node’s properties and subnodes (if any) are represented before the FDT_END_NODE, so that the FDT_BEGIN_NODE and FDT_END_NODE tokens for those subnodes are nested within those of the parent.

The structure block as a whole consists of the root node’s representation (which contains the representations for all other nodes), followed by an FDT_END token to mark the end of the structure block as a whole.

More precisely, each node’s representation consists of the following components:

- (optionally) any number of FDT_NOP tokens
- FDT_BEGIN_NODE token
  - The node’s name as a null-terminated string
  - [zeroed padding bytes to align to a 4-byte boundary]
- For each property of the node:
(optionally) any number of FDT_NOP tokens
  - FDT_PROP token
    ▪ property information as given in 8.4.1
    ▪ [zeroed padding bytes to align to a 4-byte boundary]
  • Representations of all child nodes in this format
  • (optionally) any number of FDT_NOP tokens
  • FDT_END_NODE token

Note that this process requires that all property definitions for a particular node precede any subnode
definitions for that node. Although the structure would not be ambiguous if properties and subnodes
were intermingled, the code needed to process a flat tree is simplified by this requirement.

8.5 Strings Block

The strings block contains strings representing all the property names used in the tree. These null-
terminated strings are simply concatenated together in this section, and referred to from the structure
block by an offset into the strings block.

The strings block has no alignment constraints and may appear at any offset from the beginning of the
device tree blob.
8.6 **Alignment**

For the data in the memory reservation and structure blocks to be used without unaligned memory accesses, they shall lie at suitably aligned memory addresses. Specifically, the memory reservation block shall be aligned to an 8-byte boundary and the structure block to a 4-byte boundary.

Furthermore, the device tree blob as a whole can be relocated without destroying the alignment of the subblocks.

As described in the previous sections, the structure and strings blocks shall have aligned offsets from the beginning of the device tree blob. To ensure the in-memory alignment of the blocks, it is sufficient to ensure that the device tree as a whole is loaded at an address aligned to the largest alignment of any of the subblocks, that is, to an 8-byte boundary. As described in 5.2 (*Device Tree*) an ePAPR-compliant boot program shall load the device tree blob at such an aligned address before passing it to the client program. If an ePAPR client program relocates the device tree blob in memory, it should only do so to another 8-byte aligned address.
Appendix A  Device Tree Source Format (version 1)

The Device Tree Source (DTS) format is a textual representation of a device tree in a form that can be processed by dtc into a binary device tree in the form expected by the kernel. The following description is not a formal syntax definition of DTS, but describes the basic constructs used to represent device trees.

Node and property definitions

Device tree nodes are defined with a node name and unit address with braces marking the start and end of the node definition. They may be preceded by a label.

```
[label:] node-name[@unit-address] {
    [properties definitions]
    [child nodes]
}
```

Nodes may contain property definitions and/or child node definitions. If both are present, properties shall come before child nodes.

Property definitions are name value pairs in the form:

```
[label:] property-name = value;
```

except for properties with empty (zero length) value which have the form:

```
[label:] property-name;
```

Property values may be defined as an array of 32-bit integer cells, as null-terminated strings, as bytestrings or a combination of these.

- Arrays of cells are represented by angle brackets surrounding a space separated list of C-style integers. Example:
  ```
  interrupts = <17 0xc>;
  ```

- A 64-bit value is represented with two 32-bit cells. Example:
  ```
  clock-frequency = <0x00000001 0x00000000>;
  ```

- A null-terminated string value is represented using double quotes (the property value is considered to include the terminating NULL character). Example:
  ```
  compatible = "simple-bus";
  ```

- A bytestring is enclosed in square brackets [ ] with each byte represented by two hexadecimal digits. Spaces between each byte are optional. Example:
  ```
  local-mac-address = [00 00 12 34 56 78];
  or equivalently:
  local-mac-address = [000012345678];
  ```
• Values may have several comma-separated components, which are concatenated together.

Example:
  compatible = "ns16550", "ns8250";
  example = <0xf00f0000 19>, "a strange property format";

• In a cell array a reference to another node will be expanded to that node’s phandle.
  References may be & followed by a node’s label. Example:
  interrupt-parent = < &mpic >;

  or they may be & followed by a node’s full path in braces. Example:
  interrupt-parent = < &{/soc/interrupt-controller@40000} >;

• Outside a cell array, a reference to another node will be expanded to that node’s full path.
  Example:
  ethernet0 = &EMAC0;

• Labels may also appear before or after any component of a property value, or between cells of
  a cell array, or between bytes of a bytestring. Examples:
  reg = reglabel: <0 sizelabel: 0x100000>;
  prop = [ab cd ef byte4: 00 ff fe];
  str = start: "string value" end: ;

File layout

Version 1 DTS files have the overall layout:

```
/dts-v1/;

[memory reservations]

/ {
  [property definitions]
  [child nodes]
};
```

• The /dts-v1/; shall be present to identify the file as a version 1 DTS (dts files without this tag
  will be treated by dtc as being in the obsolete version 0, which uses a different format for
  integers in addition to other small but incompatible changes).

• Memory reservations define an entry for the device tree blob’s memory reservation table.
  They have the form:
  e.g., /memreserve/ <address> <length>;
  
  Where <address> and <length> are 64-bit C-style integers.

• The / { ... } ; section defines the root node of the device tree.

• C style (/* ... */) and C++ style (// ...) comments are supported.
Appendix B1  Ebony Device Tree

This appendix shows a complete device tree for the IBM 440-based Ebony system.

```dts
#address-cells = <0x2>;
#size-cells = <0x1>;
model = "ibm,ebony";
compatible = "ibm,ebony";
dcr-parent = <&/cpus/cpu@0>;

aliases {
  ethernet0 = &EMAC0;
  ethernet1 = &EMAC1;
  serial0 = &UART0;
  serial1 = &UART1;
};

cpus {
  #address-cells = <0x1>;
  #size-cells = <0x0>;
  cpu@0 {
    device_type = "cpu";
    model = "PowerPC,440GP";
    reg = <0x0>;
    clock-frequency = <0x179a7b00>;
    timebase-frequency = <0x179a7b00>;
    i-cache-line-size = <0x20>;
    d-cache-line-size = <0x20>;
    i-cache-size = <0x8000>;
    d-cache-size = <0x8000>;
    dcr-controller;
    dcr-access-method = "native";
  };
};

memory {
  device_type = "memory";
  reg = <0x0 0x0 0x80000000>;
};
```

Copyright © 2008, 2011 Power.org, Inc. All Rights Reserved.
UIC0: interrupt-controller0 {
    compatible = "ibm,uic-440gp", "ibm,uic";
    interrupt-controller;
    cell-index = <0x0>;
    dcr-reg = <0xc0 0x9>;
    #address-cells = <0x0>;
    #size-cells = <0x0>;
    #interrupt-cells = <0x2>;
};

UIC1: interrupt-controller1 {
    compatible = "ibm,uic-440gp", "ibm,uic";
    interrupt-controller;
    cell-index = <0x1>;
    dcr-reg = <0xd0 0x9>;
    #address-cells = <0x0>;
    #size-cells = <0x0>;
    #interrupt-cells = <0x2>;
    interrupt-parent = <&UIC1>;
    interrupts = <0x1e 0x4 0x1f 0x4>;
};

cpc {
    compatible = "ibm,cpc-440gp";
    dcr-reg = <0xb0 0x3 0xe0 0x10>;
};

plb {
    compatible = "ibm,plb-440gp", "ibm,plb4";
    #address-cells = <0x2>;
    #size-cells = <0x1>;
    ranges;
    clock-frequency = <0x7de2900>;
}

sram {
    compatible = "ibm,sram-440gp";
    dcr-reg = <0x20 0x8 0xa 0x1>;
};

dma {
    compatible = "ibm,dma-440gp";
    dcr-reg = <0x100 0x27>;
};

MAL0: mcmal {
    compatible = "ibm,mcmal-440gp", "ibm,mcmal";
    dcr-reg = <0x180 0x62>;
    num-rx-chans = <0x4>;
    num-tx-chans = <0x4>;
    interrupt-parent = <&MAL0>;
    interrupts = <0x0 0x1 0x2 0x3 0x4>;
    #interrupt-cells = <0x1>;
    #address-cells = <0x0>;
    #size-cells = <0x0>;
    interrupt-map = <
        0 &UIC0 a 4
        1 &UC10 b 4
    >
2 &UCI1 0 4
3 &UCI1 1 4
4 &UCI1 2 4>
interrupt-map-mask = <0xffffffff>
};

POB0: opb {
compatible = "ibm,opb-440gp", "ibm,opb";
#address-cells = <0x1>;
#size-cells = <0x1>;
ranges = <0x00000000 0x1 0x00000000 0x80000000>
0x80000000 0x1 0x80000000 0x80000000>;
dcr-reg = <0x90 0xb>;
interrupt-parent = <&UIC1>;
interrupts = <0x7 0x4>;
clock-frequency = <0x3ef1480>;

ebc {
compatible = "ibm,ebc-440gp", "ibm,ebc";
dcr-reg = <0x12 0x2>;
#address-cells = <0x2>;
#size-cells = <0x1>;
clock-frequency = <0x3ef1480>;
ranges = <
0x0 0x0 0xfff00000 0x100000
0x1 0x0 0x48000000 0x100000
0x2 0x0 0xff800000 0x400000
0x3 0x0 0x48200000 0x100000
0x7 0x0 0x48300000 0x100000>;
interrupts = <0x5 0x4>;
interrupt-parent = <&UIC1>;

fpga@7,0 {
compatible = "Ebony-FPGA";
reg = <0x7 0x0 0x10>;
virtual-reg = <0xe8300000>;
};

ir@3,0 {
reg = <0x3 0x0 0x10>;
};

large-flash@2,0 {
compatible = "jedec-flash";
bank-width = <0x1>;
reg = <0x2 0x0 0x400000>;
#address-cells = <0x1>;
#size-cells = <0x1>;

partition@380000 {
reg = <0x380000 0x80000>;
label = "firmware";
};

partition@0 {
reg = <0x0 0x380000>;
label = "fs";
};
);
nvram@1,0 {
    compatible = "ds1743-nvram";
    reg = <0x1 0x0 0x2000>;
    #bytes = <0x2000>;
};

small-flash@0,80000 {
    compatible = "jedec-flash";
    bank-width = <0x1>;
    reg = <0x0 0x80000 0x80000>;
    #address-cells = <0x1>;
    #size-cells = <0x1>;
    partition@0 {
        read-only;
        reg = <0x0 0x80000>;
        label = "OpenBIOS";
    }
};

UART0: serial@40000200 {
    device_type = "serial";
    compatible = "ns16550";
    reg = <0x40000200 0x8>;
    virtual-reg = <0xe0000200>;
    clock-frequency = <0xa8c000>;
    current-speed = <0x2580>;
    interrupts = <0x0 0x4>;
    interrupt-parent = <&UIC0>;
};

UART1: serial@40000300 {
    device_type = "serial";
    compatible = "ns16550";
    reg = <0x40000300 0x8>;
    virtual-reg = <0xe0000300>;
    clock-frequency = <0xa8c000>;
    current-speed = <0x2580>;
    interrupts = <0x1 0x4>;
    interrupt-parent = <&UIC0>;
};

i2c@40000400 {
    compatible = "ibm,iic-440gp", "ibm,iic";
    reg = <0x40000400 0x14>;
    interrupts = <0x2 0x4>;
    interrupt-parent = <&UIC0>;
};

i2c@40000500 {
    compatible = "ibm,iic-440gp", "ibm,iic";
    reg = <0x40000500 0x14>;
    interrupts = <0x3 0x4>;
    interrupt-parent = <&UIC0>;
};
gpio@40000700 {
  compatible = "ibm,gpio-440gp";
  reg = <0x40000700 0x20>;
};

ZMII0: emac-zmii@40000780 {
  compatible = "ibm,zmii-440gp", "ibm,zmii";
  reg = <0x40000780 0xc>;
};

EMAC0: ethernet@40000800 {
  linux,network-index = <0x0>;
  device_type = "network";
  compatible = "ibm,emac-440gp", "ibm,emac";
  interrupts = <0x1c 0x4 0x1d 0x4>;
  interrupt-parent = <&UIC1>;
  reg = <0x40000800 0x70>;
  local-mac-address = [00 04 ac e3 1b 0b];
  mal-device = <&MAL0>;
  mal-tx-channel = <0x0 0x1>;
  mal-rx-channel = <0x0>;
  cell-index = <0x0>;
  max-frame-size = <0x5dc>;
  rx-fifo-size = <0x1000>;
  tx-fifo-size = <0x800>;
  phy-mode = "rmii";
  phy-map = <0x1>;
  zmii-device = <&ZMII0>;
  zmii-channel = <0x0>;
};

EMAC1: ethernet@40000900 {
  linux,network-index = <0x1>;
  device_type = "network";
  compatible = "ibm,emac-440gp", "ibm,emac";
  interrupts = <0x1e 0x4 0x1f 0x4>;
  interrupt-parent = <&UIC1>;
  reg = <0x40000900 0x70>;
  local-mac-address = [00 04 ac e3 1b 0c];
  mal-device = <&MAL0>;
  mal-tx-channel = <0x2 0x3>;
  mal-rx-channel = <0x1>;
  cell-index = <0x1>;
  max-frame-size = <0x5dc>;
  rx-fifo-size = <0x1000>;
  tx-fifo-size = <0x800>;
  phy-mode = "rmii";
  phy-map = <0x1>;
  zmii-device = <&ZMII0>;
  zmii-channel = <0x1>;
};

gpt@40000a00 {
  reg = <0x40000a00 0xd4>;
  interrupts = <0x12 0x4 0x13 0x4 0x14 0x4 0x15 0x4 0x16 0x4>;
  interrupt-parent = <&UIC0>;
PCIX0: pci@20ec00000 {
    device_type = "pci";
    #interrupt-cells = <0x1>;
    #size-cells = <0x2>;
    #address-cells = <0x3>;
    compatible = "ibm,plb440gp-pcix", "ibm,plb-pcix";

    primary;
    reg = <0x2 0xec00000 0x8
        0x0 0x0 0x0
        0x2 0xed00000 0x4
        0x2 0xec80000 0xf0
        0x2 0xec80100 0xfc>;

    ranges = <0x2000000 0x0 0x80000000 0x3 0x80000000 0x0 0x80000000
        0x1000000 0x0 0x0 0x2 0x8000000 0x0 0x10000>;

    dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;

    interrupt-map-mask = <0xf800 0x0 0x0 0x0>;
    interrupt-map = <
        0x800 0x0 0x0 0x0 &UIC0 0x17 0x8
        0x1000 0x0 0x0 0x0 &UIC0 0x18 0x8
        0x1500 0x0 0x0 0x0 &UIC0 0x19 0x8
        0x2000 0x0 0x0 0x0 &UIC0 0x1a 0x8>;
    };
};
Appendix B2 – MPC8572DS Device Tree

This appendix shows a device tree for the Freescale MPC8572DS system. Note: to simplify the example, some portions of the device tree have been removed.

/*
 * MPC8572 DS Device Tree Source
 * Copyright 2007-2009 Freescale Semiconductor Inc.
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the
 * Free Software Foundation; either version 2 of the License, or (at your
 * option) any later version.
 */

/dts-v1/;
/

model = "fsl,MPC8572DS";
compatible = "fsl,MPC8572DS";

aliases {
    ethernet0 = &enet0;
    ethernet1 = &enet1;
    ethernet2 = &enet2;
    ethernet3 = &enet3;
    serial0 = &serial0;
    serial1 = &serial1;
    pci0 = &pci0;
    pci1 = &pci1;
    pci2 = &pci2;
};

cpus {
    #address-cells = <1>;
    #size-cells = <0>;

    cpu0 {
        device_type = "cpu";
        reg = <0x0>;
        d-cache-line-size = <32>; // 32 bytes
        i-cache-line-size = <32>; // 32 bytes
        d-cache-size = <0x8000>;  // L1, 32K
        i-cache-size = <0x8000>;  // L1, 32K
        timebase-frequency = <0>;
        bus-frequency = <0>;
        clock-frequency = <0>;
        next-level-cache = <&L2>;
    }

    cpu1 {
        device_type = "cpu";
        reg = <0x1>;
    }
}
d-cache-line-size = <32>;    // 32 bytes
i-cache-line-size = <32>;    // 32 bytes
d-cache-size = <0x8000>;        // L1, 32K
i-cache-size = <0x8000>;        // L1, 32K
timebase-frequency = <0>;
bus-frequency = <0>;
clock-frequency = <0>;
next-level-cache = <&L2>;
}
}
memory {
    device_type = "memory";
};
soc {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "simple-bus";
    ranges = <0x0 0xffe00000 0x100000>;
    bus-frequency = <0>;        // Filled out by uboot.
    interrupt-parent = <&mpic>;
    ecm-law@00 {
        compatible = "fsl,ecm-law";
        reg = <0x0 0x1000>;
        fsl,num-laws = <12>;
    };
    ecm@1000 {
        compatible = "fsl,mpc8572-ecm", "fsl,ecm";
        reg = <0x1000 0x1000>;
        interrupts = <17 2>;
    };
    memory-controller@2000 {
        compatible = "fsl,mpc8572-memory-controller";
        reg = <0x2000 0x1000>;
        interrupts = <18 2>;
    };
    memory-controller@6000 {
        compatible = "fsl,mpc8572-memory-controller";
        reg = <0x6000 0x1000>;
        interrupts = <18 2>;
    };
    L2: l2-cache-controller@20000 {
        compatible = "fsl,mpc8572-12-cache-controller";
        reg = <0x20000 0x1000>;
        cache-line-size = <32>;    // 32 bytes
        cache-size = <0x100000>; // L2, 1M
        interrupts = <16 2>;
    };
    i2c@3000 {
        #address-cells = <1>;
        #size-cells = <0>;
    };
};
cell-index = <0>;
compatible = "fsl-i2c";
reg = <0x3000 0x100>;
interrupts = <43 2>;
dfsr;
};

enet0: ethernet@24000 {
  #address-cells = <1>;
  #size-cells = <1>;
  cell-index = <0>;
  model = "eTSEC";
  compatible = "gianfar";
  reg = <0x24000 0x1000>;
  ranges = <0x0 0x24000 0x1000>;
  local-mac-address = [ 00 00 00 00 00 00 ];
  interrupts = <29 2 30 2 34 2>;
  tbi-handle = <&tbi0>;
  phy-handle = <&phy0>;
  phy-connection-type = "rgmi-id";
}

mdio@520 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,gianfar-mdio";
  reg = <0x520 0x20>;
}

phy0: ethernet-phy@0 {
  interrupts = <10 1>;
  reg = <0x0>;
};

tbi0: tbi-phy@11 {
  reg = <0x11>;
  device_type = "tbi-phy";
};

serial0: serial@4500 {
  cell-index = <0>;
  compatible = "ns16550";
  reg = <0x4500 0x100>;
  clock-frequency = <0>;
  interrupts = <42 2>;
};

serial1: serial@4600 {
  cell-index = <1>;
  compatible = "ns16550";
  reg = <0x4600 0x100>;
  clock-frequency = <0>;
  interrupts = <42 2>;
};

global-utilities@e0000 {  //global utilities block
  compatible = "fsl,mpc8572-guts";
}

Copyright © 2008, 2011 Power.org, Inc. All Rights Reserved.

Page 106 of 108
reg = <0xe0000 0x1000>;
    fsl,has-rstcr;
};

msi@41600 {
    compatible = "fsl,mpc8572-msi", "fsl,mpic-msi";
    reg = <0x41600 0x80>;
    msi-available-ranges = <0 0x100>;
    interrupts = <
        0xe0 0
        0xe1 0
        0xe2 0
        0xe3 0
        0xe4 0
        0xe5 0
        0xe6 0
        0xe7 0>
};

crypto@30000 {
    compatible = "fsl,sec3.0", "fsl,sec2.4", "fsl,sec2.2",
        "fsl,sec2.1", "fsl,sec2.0";
    reg = <0x30000 0x10000>;
    interrupts = <45 2 58 2>;
    fsl,num-channels = <4>;
    fsl,channel-fifo-len = <24>;
    fsl,exec-units-mask = <0x9fe>;
    fsl,descriptor-types-mask = <0x3ab0ebf>;
};

mpic: pic@40000 {
    interrupt-controller;
    #address-cells = <0>;
    #interrupt-cells = <2>;
    reg = <0x40000 0x40000>;
    compatible = "chrp,open-pic";
};

pci1: pcie@ffe09000 {
    compatible = "fsl,mpc8548-pcie";
    #interrupt-cells = <1>;
    #size-cells = <2>;
    #address-cells = <3>;
    reg = <0 0xffe09000 0 0x1000>;
    bus-range = <0 255>;
    ranges = <0x20000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
        0x10000000 0x0 0x00000000 0 0xffc10000 0x0 0x00010000>;
    clock-frequency = <33333333>;
    interrupt-parent = <&mpic>;
    interrupts = <25 2>;
    interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
    interrupt-map = <
        /* IDSEL 0x0 */
        0000 0x0 0x0 0x1 &mpic 0x4 0x1
        0000 0x0 0x3 0x2 &mpic 0x5 0x1
        0000 0x0 0x3 &mpic 0x6 0x1
        0000 0x0 0x4 &mpic 0x7 0x1

pcie@0 {
    reg = <0x0 0x0 0x0 0x0 0x0>;
    #size-cells = <2>;
    #address-cells = <3>;
    ranges = <0x2000000 0x0 0xa0000000
              0x2000000 0x0 0xa0000000
              0x0 0x20000000
              0x1000000 0x0 0x0
              0x1000000 0x0 0x0
              0x0 0x10000>;
}
};