

# LLVM, Clang and Embedded Linux Systems


Bruno Cardoso Lopes  
University of Campinas



# What's LLVM?


# What's LLVM

- Compiler infrastructure



# What's LLVM

- Virtual Instruction set (IR)
- SSA
- Bitcode



# What's LLVM

- Optimization oriented compiler: *compile time, link-time* and *run-time*
- More than 30 analysis passes and 60 transformation passes.

# Why LLVM?

# Why LLVM?

- Open Source
- Active community
- Easy integration and quick patch review

# Why LLVM?

- Code easy to read and understand
- Transformations and optimizations are applied in several parts during compilation

# Design

# Design

- Written in C++
- Modular and composed of several libraries
- Pass mechanism with pluggable interface for transformations and analysis
- Several tools for each part of compilation

# Tools

# Tools

## Front-end

- Dragonegg
  - Gcc 4.5 plugin
- llvm-gcc
  - GIMPLE to LLVM IR

# Tools

## Front-end


- Clang
  - Library approach
  - No cross-compiler generation needed
  - Good diagnostics
  - Static Analyzer

# Tools

## Optimizer

- Optimization are applied to the IR
- **opt** tool

```
$ opt -O3 add.bc -o add2.bc
```



# Tools

## Low Level Compiler

- **llc** tool: invoke the static backends
- Generates assembly or object code

```
$ llc -march=arm add.bc -o add.s
```

add.bc

```
define i32 @add(i32 %x, i32 %y) {  
    %l = add i32 %y, %x  
    ret i32 %l  
}
```

llc

add.s

```
.globl add  
.align 2  
add:  
    add r0, r1, r0  
    bx lr
```

# Tools

## LLVM Machine Code

- **llvm-mc** tool
- Assembler and Disassembler

```
$ llvm-mc -show-encodings -triple armv7-linux add.s
```

add.s

```
.globl add
.align 2
add:
    add r0, r1, r0
    bx lr
```

**llvm-mc** →

```
add r0, r1, r0
@ encoding: [0x00,0x00,0x81,0xe0]
bx lr
@ encoding: [0x1e,0xff,0x2f,0xe1]
```

# Tools

JIT

- **lli** tool
- Execution Engine library



# Tools

libLTO

- **libLTO** library
- Bitcode files treated as native objects
- Enables mixing and matching bitcode w/  
native objects

# Codegen

# Codegen

- LLVM has a **target independent** code generator.
- Inheritance and overloading are used to specify target specific details.
- **TableGen** language, created to describe information and generate C++ code.

# Codegen

- **TableGen**

```
def ADDPS : PI<0x58,  
  (outs VR256:$dst),  
  (ins VR256:$src1, VR256:$src2),  
  "addps $src2, $src1, $dst",  
  [(set VR256:$dst, (fadd VR256:$src1, VR256:$src2))]>;
```

Encoding

# Codegen

- **TableGen**

```
def ADDPS : PI<0x58,  
  (outs VR256:$dst),  
  (ins VR256:$src1, VR256:$src2),  
  "addps $src2, $src1, $dst",  
  [(set VR256:$dst, (fadd VR256:$src1, VR256:$src2))]>;
```

Assembly

# Codegen

- **TableGen**

```
def ADDPS : PI<0x58,  
  (outs VR256:$dst),  
  (ins VR256:$src1, VR256:$src2),  
  "addps $src2, $src1, $dst",  
  [(set VR256:$dst, (fadd VR256:$src1, VR256:$src2))]>;
```

Instruction Selection Pattern

# Codegen

- Support several targets

ARM, Alpha, Blackfin, CellSPU, MBlaze  
MSP430, Mips, PTX, PowerPC, Sparc,  
SystemZ, x86, XCore

# Codegen

## Steps

- Support the target ABI
- Translate IR to real instruction and registers

# Codegen

## ABI

- Target Calling Convention using TableGen and custom C++ code
- In the front-end

```
def CC_MipsEABI : CallingConv<[  
    // Promote i8/i16 arguments to i32.  
    CCIftype<[i8, i16], CCPromoteToType<i32>>,  
  
    // Integer arguments are passed in integer registers.  
    CCIftype<[i32], CCAssignToReg<[A0, A1, A2, A3, T0, T1, T2, T3]>>,  
]>;
```

# Codegen


Translate IR to real instructions

- Back-end
- Legalization phase: nodes could be **legal**, **expanded** or **customized**
- DAGCombine (post and pre legalization)
- Instruction Selection

# Codegen

Translate IR to real instructions

- Legalization



# Codegen

Translate IR to real instructions

- DAGCombine

if A is constant

(mul x, 2<sup>N</sup> + 1)

→

(add (shl x, N), x)

if C1 & C2 == C1

(bfi A, (and B, C1), C2)

→

(bfi A, B, C2)

# Codegen

# Translate IR to real instructions

- Instruction selection
    - Tablegen pattern matching
    - Custom C++ handling

# Codegen

## Target Specific Optimizations

- Registered as passes

```
bool SparcTargetMachine::addPreEmitPass(PassManagerBase &PM, bool Fast) {  
    PM.add(createSparcFPMoverPass(*this));  
    PM.add(createSparcDelaySlotFillerPass(*this));  
    return true;  
}
```

# Codegen

ARM

Archs

V4T  
V5TE  
V6  
V6M  
V6T2  
V7A  
V7M

Processors

...

Cortex M0,A8,A9,M3,M4

Features

Neon,VFP2,VFP3,Thumb2

# Codegen

## ARM

- Target specific optimizations

```
PM.add(createARMLoadStoreOptimizationPass());  
PM.add(createThumb2SizeReductionPass());  
PM.add(createARMConstantIslandPass());  
PM.add(createThumb2ITBlockPass());
```

# Codegen

ARM

- Constant Islands pass:
  - Limited PC-relative displacements
  - Constants are scattered among instructions in a function

# Codegen

ARM

- Load Store optimizer
  - Create load/store multiple instructions
  - Recognize LDRD and STRD

# Codegen

ARM

- Code size reduction
- 32bit instructions to 16bit ones

# Codegen

ARM

- IT Block pass
  - Recognize instruction suitable to become part of a IT block.

# Codegen

## MIPS

- Supports O32 and EABI.
- Mips I, 4ke and allegrex core (PSP)
- No target specific optimizations.

# Questions?