# **DMA-BUF Heaps**

#### Linux user-space device buffer allocation and its uses

**Embedded Linux Conference North America 2020** 

Andrew Davis < afd@ti.com / andrew.davis@linaro.org >



### What are we trying to solve

- Frameworks that operate on memory buffers developed independently
  - DRM, V4L2, RemoteProc, TEE
- DMA-BUFs created as a way for these devices to trade buffers between frameworks as directed by userspace
- Memory areas themselves often not a part of the device or framework that exports them
- Might even be common CMA or normal system memory we want to work with, but we still need to pick a exporting device framework
- Non-standard memory would have to be shoehorned into one of the above DMA-BUF exporting frameworks
- The exporting framework is responsible for ensuring all buffer attaching devices can interoperate
- Several central device memory allocators exist, can we unify their use-cases under one API?



#### **CMEM**

- Texas Instruments specific allocations, we are not alone, NVIDIA had "NVMAP", Qualcomm had "PMEM"
- Memory areas described by module parameters or with DT
  - modprobe cmemk phys\_start=0xC2200000 phys\_end=0xC3200000 pools=1x5250000,3x1048576,3x829440,1x256000,4x131072
  - phandles to reserved memory nodes
- Everything and the kitchen sink API
  - Allocate from pools and blocks of memory based on ID
  - Explicit cache operations
- Expanded over the years, v2 APIs, 64bit support glued on
- Exposed physical addresses to userspace



### **CMEM to ION**

CMEM	ION
int CMEM <u>init</u> (void);	<pre>int ion_open();</pre>
<pre>int CMEM_exit(void);</pre>	<pre>int ion_close(int fd);</pre>
<pre>int CMEM_getPool(unsigned long long size);</pre>	<pre>int ion_alloc(int fd, size_t len, unsigned int heap_mask, unsigned int flags, int *handle_fd);</pre>
<pre>int CMEM_getPool2(int blockid, unsigned long long size);</pre>	
<pre>void *CMEM_allocPool(int poolid, CMEM_AllocParams *params);</pre>	
<pre>void *CMEM_allocPool2(int blockid, int poolid, CMEM_AllocParams *params);</pre>	
<pre>void *CMEM_alloc(size_t size, CMEM_AllocParams *params);</pre>	
<pre>void *CMEM_alloc2(int blockid, size_t size, CMEM_AllocParams *params);</pre>	
<pre>int CMEM_free(void *ptr, CMEM_AllocParams *params);</pre>	<pre>int close(int fd);</pre>
off_t CMEM_allocPoolPhys(int poolid, CMEM_AllocParams *params);	<pre>int get_phys(int phys_fd, int fd, u_int64_t *phys)</pre>
off_t CMEM_allocPoolPhys2(int <u>blockid</u> , int <u>poolid</u> , CMEM_ <u>AllocParams</u> * <u>params</u> );	
off64 t CMEM_allocPoolPhys64(int blockid, int poolid, CMEM_AllocParams *params);	
off_t CMEM_allocPhys(size_t size, CMEM_AllocParams *params);	
off_t <b>CMEM_allocPhys2(int</b> <u>blockid</u> , size_t size, CMEM_ <u>AllocParams</u> * <u>params</u> );	
<pre>off64 t CMEM_allocPhys64(int blockid, size_t size, CMEM_AllocParams *params);</pre>	
<pre>int CMEM_freePhys(off_t physp, CMEM_AllocParams *params);</pre>	<pre>int close(int fd);</pre>
<pre>int CMEM_freePhys64(off64 t physp, CMEM_AllocParams *params);</pre>	
<pre>void *CMEM_registerAlloc(off_t physp);</pre>	<pre>long udmabuf_create(u32 memfd, u32 flags, u64 offset, u64 size);</pre>
<pre>void *CMEM_registerAlloc64(off64 t physp);</pre>	
<pre>int CMEM_unregister(void *ptr, CMEM_AllocParams *params);</pre>	
off_t CMEM_getPhys(void *ptr);	<pre>int get_phys(int phys_fd, int fd, u_int64_t *phys)</pre>
off64 t CMEM_getPhys64(void *ptr);	
<pre>int CMEM_cacheWbInvAll(void);</pre>	sync start.flags = {DMA BUF SYNC START   DMA BUF SYNC RW, DMA BUF SYNC END   DMA BUF SYNC RW}
<pre>int CMEM_cacheWb(void *ptr, size_t size);</pre>	<pre>int ry = ioctl(dma buf fd, DMA BUF IOCTL SYNC, &amp;sync_start);</pre>
<pre>int CMEM_cacheInv(void *ptr, size_t size);</pre>	one and the second s
<pre>int CMEM_cacheWbInv(void *ptr, size_t size);</pre>	
<pre>void *CMEM_map(off_t physp, size_t size);</pre>	<pre>void *mmap (void *addr, size_t len, int prot, int flags, int fd, off_t offset);</pre>
<pre>void *CMEM_map64(off64 t physp, size_t size);</pre>	
<pre>int CMEM_unmap(void *userp, size_t size);</pre>	
<pre>int CMEM_getBlock(off_t *pphys_base, unsigned long long *psize);</pre>	Not needed
<pre>int CMEM_getBlockAttrs(int blockid, CMEM_BlockAttrs *pattrs);</pre>	
<pre>int CMEM_getNumBlocks(int *pnblocks);</pre>	
<pre>int CMEM_getVersion(void);</pre>	
<pre>int CMEM_export_dmabuf(void *ptr);</pre>	



## **ION History**

- Introduced in Android ICS (4.0) 2011, in Linux drivers staging area by 2013
- Generic buffer sharing for multiple device pipelines
  - Trying to replace per SoC/GPU custom buffer sharing implementations
  - Address the issue of fragmented memory management interfaces across different Android devices.
- Motivated the development of DMA-BUFs upstream and became an early user
- Core API is basis for DMA-BUF heaps, in a way ION is now destaged (with new branding)



### **DMA-BUF**

- A common mechanism to share memory buffers across different devices
- ION converted to produce DMA-BUF handles
- CMEM converted to produce handles converted to CMEM handles
- Userspace applications moving to use DMA-BUFs
  - OpenCL: cl\_arm\_import\_memory\_dma\_buf
  - EGL: EGL\_EXT\_image\_dma\_buf\_import
  - V4L2: V4L2\_MEMORY\_FD
  - DRM: DRM\_IOCTL\_PRIME
- As long as someone is giving out DMA-BUF buffers we can use them in more and more places
- But who should be given them out?



#### **ION Issues**

- Lots of legacy, was not clear which "ION" was in use
  - Compatibility was needed for the pre-4.12 ION
- As more functionally gets handled by DMA-BUF the less was needed in core ION
- ION handles replaced with DMA-BUF handles, usage tracking simplified
- Even though ION was in Staging, changes to the upstream API were met with (justified) resistance to prevent confusion and breaks of existing applications/userspace.
- Flags can change the allocation, some ION heaps supported this others did not, no guarantee what you are getting what what you asked for. (SRAM with cache flags still would return uncached memory cache ops could then break coherency).
- All one device file, limited permissions/security
- Trying to do too much in one interface (constraint solving, cache handling, etc)
- Pseudo-constraint solving interface
  - Bitfield of heap types you'd accept, and ION will allocate from one of those
  - Tried to handle all the cache management so vendors couldn't get it wrong
- Vendor extensions often modified that shared code, making them incompatible and impossible to upstream
- Fair amount of DMA-API abuse (would work on ARM, but no promises elsewhere)



### **DMA-BUF Heaps**

- A framework for memory allocators to behave like devices that export buffers as DMA-BUFs without being part of a usecase specific framework.
- Focused on one feature from ION: Userland dma-buf allocation interface for various "types" of memory
  - Each heap driver is its own dmabuf exporter, so no need to modify core code for custom heap
  - Each heap driver gets its own chardev, no multiplexing heaps through one interface
- A vendor heap can have system level understanding of attaching devices
- Deal with system level coherency and cache management in the heap code, not the core
- Handle coordinating backing storage based on attached devices as DMA-BUF in one place



#### **DMM/Tiler**

- IP available on several OMAP class devices, sits out by the external memory interface
- Allowed for hardware rotations of images in memory, but only when the image was written into memory through a special memory "window"
- Allowed for simple system-wide IOMMU/GART
- Linux support implemented through DRM framework
  - omap\_bo\_new\_tiled()
- To use this memory outside of DRM one would allocate buffers and export
  - omap\_bo\_dmabuf()
- DRM framework had to be used to access this device even when the buffers were not used by the DRM framework
- If exported as a DMA-BUF Heap device then OMAP specific buffer handling could be removed from libdrm



#### **SRAM**

- SRAM locations distinct from DRAM in address range.
- SRAM usually outside of normal kernel page mappings, located somewhere in device memory area.
- Not cached, it's not needed; on TI K3 SRAM and L3 Cache are build out of the same on-chip memory.
- Existing userspace exporting, /sysfs/xx/7000000.sram, uses read()/write() fops, no mmap()
- Device drivers can
  - of\_gen\_pool\_get()
  - gen\_pool\_alloc()
  - gen\_pool\_virt\_to\_phys()
- Exporting SRAM regions as DMA-BUF Heaps handles all the above
- Open questions on how this works with the existing userspace/driver exporting, should they be exclusive?
- Patch posted: <a href="https://lore.kernel.org/lkml/20200424222740.16259-1-afd@ti.com/">https://lore.kernel.org/lkml/20200424222740.16259-1-afd@ti.com/</a>



### **Secure buffers**

- · Firewalls may need to be defined statically at boot-time
  - These would be memory carveouts in DT (no-map;)
- Dynamic firewalls can change properties based on the set of devices using them
  - Pages removed from Linux allocators if needed
  - Lock/unlock firewall read/write at DMA-BUF attach/map
  - Deny at attach time to prevent firewall exceptions
- OP-TEE xtest suite converted to DMA-BUF Heaps from ION (patches pending)

0226330local@ula0226330:~/projects/optee/optee_test (ion-dma-heaps)\$ git diffstat	
host/xtest/aes_perf.c	15 ++++++
host/xtest/include/uapi/linux/ion.h	163
host/xtest/include/uapi/linux/ion_old.h	145
host/xtest/sdp_basic.c	156 ++++++++++++++++++++++++++++++++++++
host/xtest/sdp_basic.h	10 +++++
5 files changed, 58 insertions(+), 431 de	letions(-)
a0226330local@ula0226330:~/projects/optee/	optee_test (ion-dma-heaps)



## **TI OpenCL**

- Allows for zero-copy buffer sharing
  - void \*\_\_malloc\_ddr(size\_t size)
  - void \*\_\_malloc\_msmc(size\_t size)
  - clCreateBuffer with CL\_MEM\_USE\_HOST\_PTR
  - Backend was all CMEM
- Now we can avoid these by allowing userspace to perform the allocation and passing the DMA-BUF into the runtime using standard API extensions (cl\_arm\_import\_memory\_dma\_buf)
- Now uses DMA-BUF Heaps on 64bit platforms, all platform support in works
- Cache operation with clCreateSubBuffer still an issue
  - DMA-BUF allows operations on the whole buffer
  - Sub-buffers need to be copied out to another DMA-BUF for fine-grain synchronization



### **Remoteproc subsystem physical addresses**

- TI Keystone2 systems require large physically contiguous buffers to load remote processor firmwares (+2GB)
- Buffers passed to the remote processor as part of remote function calls
  - Applications should only need to pass in a DMA-BUF handle (and optional offset)
  - These need to arrive at the rproc as a physical address
  - Linux needs to do the conversion and setup any IOMMUs
  - Supported in TI evil vendor tree, still a gap upstream
- Up to the exporter to determine when a buffer can be used by a core
- TI buffer exchanging example code converted to DMA-BUF Heaps





### **Android Gralloc**

- Buffer backing source determined by GRALLOC\_USAGE\_\* bitmask
- Handles constraint solving based on system and devices set at allocation time
- In our case almost always uses DMA-BUF CMA Heap
- Rather trivial as old backing was ION



### **Cache Management**

- Some software uses consumer/producer patterns causing cleanup and unmap to happen at each stage of buffer life
- Might not be possible to know if buffer will be reused
- Causes lots of often unneeded cache management operations
- Should this be handled by the exporter or can we make this generic in the DMA-BUF or DMA-API layer?
- Great write-up available here:
  - https://lwn.net/Articles/822052/
  - https://lwn.net/Articles/822521/



#### Whats next

- Heaps accessed as DevFS device files
  - We are currently hard-coding file name
  - Generic query for buffer properties (cached, physically contiguous, secure, etc.)
  - System configuration file (fstab, interfaces)
  - Gralloc like userspace API, specify usage at allocation time and let it pick the right backing
- Remaining legacy allocators and ION users
  - Some bits of our gstreamer solution
  - Binary blob GPU drivers
  - Tutorials and reference material needs updating



### **Missing bits**

- Are we ready for # rm -r linux/drivers/staging/android/ion/?
- Deferred buffer freeing
  - Buffers can be schedules to be freed later, saves some time if instantly re-allocated
  - Can schedule zeroing pages out until system is idle
- DebugFS stats
  - Are DMA-BUF stats enough?
  - Should we report available heap space left?
- Your heaps!



### **References and Acknowledgments**

- The Android ION memory allocator (https://lwn.net/Articles/480055/)
- Introduce DMA buffer sharing mechanism (https://lwn.net/Articles/473668/)
- DMA Buffer Sharing Framework: An Introduction (https://elinux.org/images/a/a8/DMA\_Buffer\_Sharing-\_An\_Introduction.pdf)
- DMA-BUF Heaps (destaging ION) (https://lwn.net/Articles/806219/)
- DMA-BUF Developments (https://static.linaro.org/connect/san19/presentations/san19-415.pdf)
- John Stultz <john.stultz@linaro.org>
- Sumit Semwal <sumit.semwal@linaro.org>
- Laura Abbott <labbott@redhat.com>

