Minnowboard:MinnowMaxCoreboot

From eLinux.org
Revision as of 09:58, 21 January 2015 by Bryanstein (talk | contribs)
Jump to: navigation, search

This page gives a step by step guide to building coreboot for the Minnowboard Max.

Requirements

  • gcc
  • git
  • make
  • ncurses-dev

Get sources and tools

NOTE: for simplicity, put all downloads and items extracted into the same directory.

Coreboot

FSP

  • Download FSP archive
  • extract from archive
  • follow instructions in Readme_Extract to extract FSP

Binary Configuration Tool

  • Download BCT archive
  • extract archive from archive
  • extract from archive

Setup

FSP

  • cd bct
  • ./bct --bin ../BAY_TRAIL_FSP_KIT/FSP/BAYTRAIL_FSP_GOLD_002_10-JANUARY-2014.fd --absf ../coreboot/src/vendorcode/intel/fsp/baytrail/absf/minnowmax_2gb.absf --bout ../minnowboard-max.fsp
    • If you have a single core Minnowboard Max, change minnowmax_2gb.absf to minnowmax_1gb.absf
    • DO NOT USE THE GUI. THE GUI DOES NOT WORK ON ALL LINUX DISTROS AND IS NOT NECESSARY FOR THIS.
  • cd ..

TXE and SPI descriptor

  • Build ifdtool within the coreboot directory
  • cd coreboot/util/ifdtool
  • make
  • cd ../../../
  • Download the original firmware binary here
  • unzip -d maxfirmware 2014-WW42.4-MinnowBoardMax.73-64-bit.bin_Release.zip
  • cd maxfirmware
  • Run ifdtool to extract the TXE and SPI descriptor from the firmware image
  • ../coreboot/util/ifdtool/ifdtool -x MNW2MAX1.X64.0073.R02.1409160934.bin
  • You should now have 4 files starting with flashregion_
  • Link flashregion_0_flashdescriptor.bin to descriptor.bin
  • ln -s flashregion_0_flashdescriptor.bin descriptor.bin
  • Link flashregion_1_bios.bin to txe.bin
  • ln -s flashregion_1_bios.bin txe.bin

Coreboot

  • cd coreboot
  • in src/soc/intel/fsp_baytrail/Kconfig line 127, change 'string' to 'string "ME PATH"'
  • make menuconfig
  • load provided config
  • save config to .config
  • If you have a single core Minnowboard Max, change "Mainboard" -> "Memory SKU to build" to 1GB
  • Set "Chipset" -> "ME PATH" to the directory containing TXE and SPI descriptor(../maxfirmware)

Building

  • make crossgcc
  • make
  • The firmware produced is build/coreboot.rom

Building without TXE/SPI descriptor

  • make menuconfig
    • Set Chipset -> Include the TXE to No
  • make crossgcc
  • make
  • When flashing the firmware, only flash the last 3MB of the 8 MB image onto the last 3MB of the chip
    • Example command using flashrom and a dediprog: echo 00500000:007fffff coreboot > regions.txt ; sudo flashrom -p dediprog -l regions.txt -i coreboot -w coreboot.rom
  • If you accidentally overwrite the first half, you will need to reflash the original firmware, which is available here.