Difference between revisions of "OpenOCD"
(Fixing wiki markup.) |
(Adding proper categories) |
||
Line 94: | Line 94: | ||
[http://openocd.git.sourceforge.net/git/gitweb.cgi?p=openocd/openocd;a=summary OpenOCD source] | [http://openocd.git.sourceforge.net/git/gitweb.cgi?p=openocd/openocd;a=summary OpenOCD source] | ||
+ | |||
+ | [[Category:TinCanTools]] | ||
+ | [[Category:OpenOCD]] |
Revision as of 19:34, 17 April 2012
This page builds on content from the main OpenOCD project site.
OpenOCD (Open On-Chip Debugger) is open-source software that interfaces with a hardware debugger's JTAG port. OpenOCD provides debugging and in-system programming for embedded target devices. OpenOCD provides the ability to flash NAND and NOR FLASH memory devices that are attached to the processor on the target system. Flash programming is supported for external CFI compatible flashes (Intel and AMD/Spansion command set) and several internal flashes (LPC2000, AT91SAM7, STR7x, STR9x, LM3 and STM32x).
OpenOCD supports the following cores:
CORE TYPE | EXAMPLE PROCESSORS |
---|---|
ARM7TDMI | LPC2148, AT91SAM7 |
ARM720T | LH79520, EP7312 |
ARM9TDMI | |
ARM920T | S3C2410, S3C2440 |
ARM922T | |
ARM926EJS | S3C2412, STN8811, STN8815 |
ARM966E | STR91XF |
ARM11 | S3C6400, OMAP2420, MSM7200 |
ARM1136 | |
ARM1156 | |
ARM1176 | |
CORTEX-M3 | LM3S series, STM32 series |
CORTEX-A8 | OMAP3530 BeagleBoard |
CORTEX-A8 | DM3730 BeagleBoard-xM |
CORTEX-A9 | OMAP4430 PandaBoard |
XSCALE | PXA255, PXA270, IXP42X |
MARVEL | FEROCEON CPU CORE |
MIPS | M4K |
OpenOCD was originally developed by Dominic Rath at the University of Applied Sciences Augsburg. The OpenOCD source code is now available through the GNU General Public License (GPL).
Installing OpenOCD
Running OpenOCD
External Links
OpenOCD project.